Patents by Inventor Zequn Huang
Zequn Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11978502Abstract: An input sampling method includes the following operations. A first pulse signal and a second pulse signal are received. Logical operation is performed on the first pulse signal and the second pulse signal to determine a to-be-sampled signal. The to-be-sampled signal is obtained by shielding an invalid part of the second pulse signal according to a logical operation result. Sampling process is performed on the to-be-sampled signal to obtain a target sampled signal.Type: GrantFiled: February 16, 2022Date of Patent: May 7, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Zequn Huang
-
Patent number: 11972789Abstract: The present disclosure provides a counter circuit and a memory. The counter circuit includes: a counting circuit configured to output a count value when the count value exceeds a predetermined threshold; a decoding circuit coupled to the counting circuit, and configured to decode the count value to obtain decoding information corresponding to the count value, where the decoding information represents a numerical interval in which the count value is located; and a comparison circuit coupled to the decoding circuit, and configured to compare the decoding information with historical maximum decoding information and latch and output current maximum decoding information.Type: GrantFiled: August 4, 2023Date of Patent: April 30, 2024Assignee: Changxin Memory Technologies, Inc.Inventors: Zequn Huang, Kai Sun
-
Patent number: 11972838Abstract: A signal processing circuit includes a first signal latch circuit, a second signal latch circuit, and a decoder. The first signal latch circuit receives a command address signal and is driven by an even clock; the second signal latch circuit receives the command address signal and is driven by an odd clock; and the decoder is connected to the first signal latch circuit and the second signal latch circuit, and outputs a control signal. Both the even clock and the odd clock have a frequency equal to that of a reference clock, and both the even clock and the odd clock have a rising edge aligned with a rising edge of the reference clock.Type: GrantFiled: April 21, 2022Date of Patent: April 30, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Zequn Huang
-
Publication number: 20240127881Abstract: Provided in the embodiments of the present disclosure are a delay control circuit and method, and a semiconductor memory. The delay control circuit includes a clock circuit and a delay circuit. The clock circuit is configured to receive a temperature adjustment signal, and generate a first clock signal according to the temperature adjustment signal; and a clock cycle of the first clock signal is a preset value. The delay circuit is configured to receive the first clock signal and an initial command signal, and perform delay processing on the initial command signal according to the first clock signal, so as to obtain a target command signal; and a time interval between the target command signal and the initial command signal meets a preset timing condition.Type: ApplicationFiled: August 9, 2023Publication date: April 18, 2024Inventors: Zequn HUANG, Kai Sun
-
Publication number: 20240119988Abstract: A delay control circuit includes a delay circuit. The delay circuit is configured to receive an initial command signal, and to perform a non-clock-triggered delay processing on the initial command signal to obtain a target command signal. The initial command signal is generated based on an ECS operation mode, a time interval between the target command signal and the initial command signal meets a preset timing condition, the initial command signal is used for performing a first operation and the target command signal is used for performing a second operation.Type: ApplicationFiled: December 7, 2023Publication date: April 11, 2024Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Zequn HUANG, Kai SUN
-
Publication number: 20240119987Abstract: A counting control circuit includes a logic control circuit and a counting statistic circuit, an output terminal of the logic control circuit is connected to a clock terminal of the counting statistic circuit. The logic control circuit is configured to receive a first clock signal and a first identification signal, and generate a counting clock signal according to the first clock signal under a control of the first identification signal. The counting statistic circuit is configured to receive the counting clock signal, count according to the counting clock signal, and generate the first identification signal which indicates a generation of a command signal for performing a first operation, here, the first identification signal is in a valid state when a counting value meets a preset condition.Type: ApplicationFiled: August 18, 2023Publication date: April 11, 2024Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Zequn HUANG, Kai SUN
-
Patent number: 11935608Abstract: A signal generation circuit includes: a clock module, configured to generate a clock signal based on a flag signal; a control module, configured to generate a control signal according to number of transitions of the clock signal within a fixed time; and a generation module, respectively connected to the clock module and the control module, and configured to receive the clock signal, the control signal, and the flag signal, and to generate a target signal. When the flag signal changes from a first level to a second level, the target signal changes from a third level to a fourth level. After being maintained at the fourth level for a target duration, the target signal changes from the fourth level to the third level. The generation module is further configured to determine the target duration according to the clock signal and the control signal.Type: GrantFiled: September 30, 2021Date of Patent: March 19, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Zequn Huang
-
Publication number: 20240062805Abstract: The present disclosure provides a counter circuit and a memory. The counter circuit includes: a counting circuit configured to output a count value when the count value exceeds a predetermined threshold; a decoding circuit coupled to the counting circuit, and configured to decode the count value to obtain decoding information corresponding to the count value, where the decoding information represents a numerical interval in which the count value is located; and a comparison circuit coupled to the decoding circuit, and configured to compare the decoding information with historical maximum decoding information and latch and output current maximum decoding information.Type: ApplicationFiled: August 4, 2023Publication date: February 22, 2024Inventors: Zequn HUANG, kai Sun
-
Publication number: 20240038282Abstract: A pulse generator, an Error Check and Scrub (ECS) circuit and a memory are provided. The pulse generator includes: a delay circuit configured to receive an ECS command signal, perform delay processing on the ECS command signal, and output a delay command signal, the delay between the ECS command signal and the delay command signal being a first preset value; and a latch circuit configured to receive the ECS command signal and the delay command signal, perform latch processing based on the ECS command signal and the delay command signal, and output an ECS pulse signal. The pulse width of the ECS command signal is provided with a plurality of values, and the pulse width of the ECS pulse signal is the first preset value.Type: ApplicationFiled: February 8, 2023Publication date: February 1, 2024Inventors: Zequn Huang, Kai Sun
-
Publication number: 20230386553Abstract: A signal sampling circuit and a semiconductor memory are provided. The signal sampling circuit includes: an input sampling circuit, configured to sample a first CS signal and a first CA signal according to a first clock signal to obtain a second CS signal and a second CA signal; a logical operation circuit, configured to perform a logical operation on the first clock signal and the second CS signal; a command decoding circuit, configured to decode and sample an initial command signal according to the second CS signal and the CS clock signal; and an output combined circuit, configured to: sample the second odd CA signal and the second even CA signal according to the even CS clock signal and the odd CS clock signal; and sample the second odd CA signal and the second even CA signal according to the odd CS clock signal and the even CS clock signal.Type: ApplicationFiled: August 14, 2023Publication date: November 30, 2023Inventor: Zequn HUANG
-
Publication number: 20230386557Abstract: A signal sampling circuit includes: a signal input circuit, configured to determine a to-be-processed command signal and a to-be-processed chip select signal; a clock processing circuit, configured to perform two-stage sampling and logical operation on the to-be-processed chip select signal according to a first clock signal to obtain a chip select clock signal; a chip select control circuit, configured to perform sampling on the to-be-processed chip select signal according to the first clock signal to obtain an intermediate chip select signal, and perform logical operations on the intermediate chip select signal, the to-be-processed chip select signal and the to-be-processed command signal to obtain a command decoding signal; and an output sampling circuit, configured to perform sampling on the command decoding signal according to the chip select clock signal to obtain a target command signal.Type: ApplicationFiled: August 11, 2023Publication date: November 30, 2023Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Zequn HUANG
-
Patent number: 11817165Abstract: A signal generation circuit includes: a clock circuit configured to receive a flag signal and generate a clock signal; a control circuit configured to generate a control circuit; and a generation circuit connected to both the clock circuit and control circuit and configured to receive the clock signal, the control signal, and the flag signal and generate a target signal, wherein when the flag signal changes from a first level to a second level, the target signal changes from a third level to a fourth level, and after the target signal is maintained at the fourth level for a target duration, the target signal changes from the fourth level to the third level; and the generation circuit is further configured to determine the target duration according to the clock signal and control signal.Type: GrantFiled: September 11, 2021Date of Patent: November 14, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Zequn Huang
-
Patent number: 11776598Abstract: An embodiment provides a data processing circuit and a device. The circuit includes: a first bank group 201 and a second bank group 202; a write circuit 203; and a read circuit 204. The write circuit 203 includes a write input cache circuit 2031, and is configured to: receive stored data from a write bus 206 through the write input cache circuit 2031, write the stored data into the first bank group 201 through a first read-write bus 207, and write the stored data into the second bank group 202 through a second read-write bus 208. The read circuit 204 includes a read output cache circuit 2041, and is configured to: read the stored data from the first bank group 201 through the first read-write bus 207, and read the stored data from the second bank group 202 through the second read-write bus 208.Type: GrantFiled: August 23, 2021Date of Patent: October 3, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Zequn Huang
-
Publication number: 20230307023Abstract: A signal sampling circuit includes the following. An input sampling circuit samples a first chip select signal and a first command address signal according to a first clock signal to obtain a second chip select signal and a second command address signal. A second command address signal includes an initial command signal. The logical operation circuit performs logical operation on the first clock signal and the second chip select signal to obtain a chip select clock signal. A instruction decoding circuit decodes and samples the initial instruction signal according to the chip select clock signal and the second chip select signal to obtain a target instruction signal. An output combination circuit samples and performs output combination on the second command address signal according to the chip select clock signal to obtain a target address signal.Type: ApplicationFiled: March 1, 2023Publication date: September 28, 2023Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Zequn HUANG
-
Patent number: 11769536Abstract: A signal generating circuit includes the following: a clock circuit, configured to receive an external clock signal to generate an internal clock signal; a controlling circuit, configured to generate a control signal according to the frequency of the external clock signal; and a generating circuit, connected with the clock circuit and the controlling circuit respectively, and configured to receive the internal clock signal, the control signal and a flag signal to generate a target signal. When the flag signal changes from a first level to a second level, the target signal is changed from a third level to a fourth level, and after the target signal maintains the fourth level for a target time length, the target signal is changed from the fourth level to the third level. The generating circuit is further configured to determine the target time length according to the internal clock signal and the control signal.Type: GrantFiled: February 17, 2022Date of Patent: September 26, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Zequn Huang
-
Publication number: 20230147404Abstract: The present disclosure relates to an input sampling system and method, a storage medium, and a computer device. The input sampling system includes: a signal processing circuit configured to receive an initial chip select signal and a command/address signal, and broaden a pulse width of a valid signal in the initial chip select signal backward to obtain a first chip select signal, to control an end moment of a valid signal in the first chip select signal to be later than an end moment of a valid signal in the command/address signal; and an input sampling circuit connected to the signal processing circuit, and configured to receive the command/address signal, the first chip select signal, and a clock pulse signal and sample the command/address signal according to the first chip select signal and the clock pulse signal.Type: ApplicationFiled: January 11, 2023Publication date: May 11, 2023Inventor: Zequn HUANG
-
Publication number: 20230017682Abstract: A signal sampling circuit includes: a signal input circuit, configured to determine a to-be-processed command signal and a to-be-processed chip select signal; a clock receiving circuit, configured to receive an initial clock signal and perform frequency division processing on the initial clock signal to obtain a first clock signal; a sampling and logic circuit, configured to perform two-stage sampling processing and logic operation processing on the to-be-processed chip select signal according to the first clock signal to obtain a chip select clock signal, where the chip select clock signal includes two pulses, and the width of each pulse is a preset clock cycle; and a decoding circuit, configured to perform decoding processing and sampling processing on the to-be-processed command signal according to the to-be-processed chip select signal and the chip select clock signal to obtain a target command signal.Type: ApplicationFiled: September 28, 2022Publication date: January 19, 2023Inventor: Zequn HUANG
-
Publication number: 20230013811Abstract: A signal sampling circuit and a semiconductor memory device are provided. The signal sampling circuit includes a signal input circuit, configured to determine a to-be-processed command signal and a to-be-processed chip select signal; a mode selection circuit, configured to determine a target mode clock signal and a target mode chip select signal according to the mode selection signal; a first clock processing circuit, configured to perform sampling and logic operation on the to-be-processed chip select signal and the target mode chip select signal according to the target mode clock signal, to obtain a first chip select clock signal; a second clock processing circuit, configured to perform sampling and logic operation on the to-be-processed chip select signal and the target mode chip select signal according to the target mode clock signal, to obtain a second chip select clock signal; and a command decoding circuit, configured to determine a target command signal.Type: ApplicationFiled: September 21, 2022Publication date: January 19, 2023Inventor: Zequn HUANG
-
Patent number: D1027301Type: GrantFiled: October 3, 2022Date of Patent: May 14, 2024Assignee: Guangzhou Arctic Tree Trading Co., Ltd.Inventor: Zequn Huang
-
Patent number: D1028355Type: GrantFiled: October 3, 2022Date of Patent: May 21, 2024Assignee: Guangzhou Arctic Tree Trading Co., Ltd.Inventor: Zequn Huang