Patents by Inventor Zhan YING
Zhan YING has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11955383Abstract: A semiconductor device manufacturing method includes: providing a semiconductor base; patterning the first medium layer to form a groove extending along the base in the base; forming a first auxiliary layer and a first metal layer sequentially in the groove, where the first metal layer is located on the side of the first auxiliary layer towards the first medium layer; thinning the base on the second surface of the base to expose the first auxiliary layer; removing the first auxiliary layer to form a first opening; and forming a second metal layer on the second surface of the base, where the second metal layer fills the first opening.Type: GrantFiled: November 7, 2021Date of Patent: April 9, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Jie Liu, Bin Yang, Zhan Ying
-
Patent number: 11929716Abstract: The disclosure provides a Sense Amplifier (SA), a memory and a method for controlling the SA, and relates to the technical field of semiconductor memories. The SA includes: an amplifier module; an offset voltage storage unit electrically connected to the amplifier module and configured to store an offset voltage of the amplifier module in an offset elimination stage of the SA; and a load compensation unit electrically connected to the amplifier module and configured to compensate a difference between loads of the amplifier module in an amplification stage of the SA. The disclosure may improve an accuracy of reading data of the SA.Type: GrantFiled: September 13, 2021Date of Patent: March 12, 2024Assignees: ANHUI UNIVERSITY, CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Xiulong Wu, Li Zhao, Yangkuo Zhao, Jun He, Xin Li, Zhan Ying, Kanyu Cao, Wenjuan Lu, Chunyu Peng, Zhiting Lin, Junning Chen
-
Patent number: 11928357Abstract: Embodiments of this application provide a method and system for adjusting a memory, and a semiconductor device. The method for adjusting a memory includes: acquiring a mapping relationship among a temperature of a transistor, a substrate bias voltage of a sense amplification transistor in a sense amplifier, and an actual data writing time of the memory; acquiring a current temperature of the transistor; and adjusting the substrate bias voltage on the basis of the current temperature and the mapping relationship, such that an actual data writing time corresponding to an adjusted substrate bias voltage is within a preset writing time.Type: GrantFiled: January 18, 2022Date of Patent: March 12, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Shu-Liang Ning, Jun He, Zhan Ying, Jie Liu
-
Patent number: 11929111Abstract: A sense amplifier, a memory and a method for controlling the sense amplifier are provided. The sense amplifier includes: an amplification module, arranged to read data in a memory cell; and a control module, electrically connected to the amplification module. In a first offset compensation stage of the sense amplifier, the control module is arranged to configure the amplification module to include a first inverter and a second inverter, and each of the first inverter and the second inverter is an inverter an input terminal and an output terminal connected to each other; and in a second offset compensation stage of the sense amplifier, the control module is arranged to configure the amplification module to include a current mirror structure.Type: GrantFiled: September 10, 2021Date of Patent: March 12, 2024Assignees: ANHUI UNIVERSITY, CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Zhiting Lin, Guanglei Wen, Jun He, Zhan Ying, Xin Li, Kanyu Cao, Wenjuan Lu, Chunyu Peng, Xiulong Wu, Junning Chen
-
Patent number: 11929350Abstract: Embodiments provide a method for packaging a semiconductor, a semiconductor package structure, and a package. The packaging method includes: providing a substrate wafer having a first surface and a second surface arranged opposite to each other, the first surface having a plurality of grooves, a plurality of electrically conductive pillars being provided at a bottom of the groove, and the electrically conductive pillar penetrating through the bottom of the groove to the second surface; providing a plurality of semiconductor die stacks; placing the semiconductor die stack in the groove; and filling an insulating dielectric in a gap between a sidewall of the groove and the semiconductor die stack to form an insulating dielectric layer covering an upper surface of the semiconductor die stack to seal up the semiconductor die stack so as to form the semiconductor package structure.Type: GrantFiled: July 12, 2021Date of Patent: March 12, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Jie Liu, Zhan Ying
-
Patent number: 11929112Abstract: The sense amplifier includes: an amplification module configured to amplify a voltage transmitted by a bit line or a reference bit line, when the sense amplifier is at an amplification stage; a first switch module configured to control the amplification module to be disconnected from the reference bit line, when the sense amplifier performs a read operation for the bit line and is at the amplification stage. In the disclosure, the power consumption of the sense amplifier may be reduced.Type: GrantFiled: September 13, 2021Date of Patent: March 12, 2024Assignees: ANHUI UNIVERSITY, CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Chunyu Peng, Zijian Wang, Wenjuan Lu, Xiulong Wu, Jun He, Xin Li, Zhan Ying, Kanyu Cao, Zhiting Lin, Junning Chen
-
Patent number: 11922023Abstract: A read/write method includes: applying a read command to a memory device, the read command pointing to address information, reading to-be-read data from a storage cell corresponding to the address information to which the read command points, and if an error occurs in the to-be-read data, storing the address information to which the read command points in a preset storage space. The read/write operation is not performed on the address information stored in the preset storage space when the user executes the read or write operation on the memory device, which avoids a data error or data loss and greatly improves the reliability and prolongs the service life of the memory device.Type: GrantFiled: November 9, 2020Date of Patent: March 5, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Shuliang Ning, Jun He, Jie Liu, Zhan Ying
-
Patent number: 11915967Abstract: The present disclosure discloses a semiconductor device manufacturing method and a semiconductor device, relating to the technical field of semiconductors. The method includes: providing a semiconductor substrate, the semiconductor substrate comprising a shallow trench and active areas isolated from the shallow trench; forming an oxygen-containing layer on exposed outer surfaces of the shallow trench and the active areas; filling a first sacrificial layer of a set height in the shallow trench comprising the oxygen-containing layer on its surface; forming an etch stop layer on an upper surface of the first sacrificial layer; removing the first sacrificial layer below the etch stop layer to form an air gap; filling an isolation layer on the etch stop layer in the shallow trench to form a shallow trench isolation(STI) structure containing the air gap; and etching the active areas and the (STI) structure to form wordline trenches.Type: GrantFiled: May 18, 2021Date of Patent: February 27, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Kui Zhang, Zhan Ying
-
Patent number: 11914479Abstract: The embodiments provide a method for reading and writing and a memory device. The method includes: applying a read command to the memory device, the read command pointing to address information; reading data to be read out from a memory cell corresponding to the address information pointed to by the read command; and storing the address information pointed to by the read command into a preset memory space if an error occurs in the data to be read out, and backing up the address information stored in the preset memory space into a non-volatile memory cell according to a preset rule.Type: GrantFiled: June 22, 2021Date of Patent: February 27, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Shuliang Ning, Jun He, Zhan Ying, Jie Liu
-
Patent number: 11914417Abstract: A memory is provided. The memory includes: a control chip; and a plurality of storage chips, in which the plurality of storage chips are electrically connected with the control chip via a common communication channel, the plurality of storage chips are configured to perform information interaction with the control chip by adopting different clock edges of a first clock signal, the first clock signal has a first clock cycle, the different clock edges include two consecutive rising edges and/or two consecutive falling edges, the plurality of storage chips are further configured to receive a second clock signal and distinguish the different clock edges based on the second clock signal, and a second clock cycle of the second clock signal is greater than the first clock cycle.Type: GrantFiled: May 9, 2022Date of Patent: February 27, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Shu-Liang Ning, Jun He, Zhan Ying, Jie Liu
-
Patent number: 11899971Abstract: The embodiments provide a method for reading and writing and a memory device. The method includes: applying a read command to the memory device, the read command pointing to address information; reading data to be read out from a memory cell corresponding to the address information pointed to by the read command; and storing the address information pointed to by the read command into a memory bit of a preset memory space if an error occurs in the data to be read out, wherein the preset memory space is provided with a plurality of the memory bits, and each of the plurality of memory bits is associated with a spare memory cell.Type: GrantFiled: June 8, 2021Date of Patent: February 13, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Shuliang Ning, Jun He, Zhan Ying, Jie Liu
-
Patent number: 11894047Abstract: The present disclosure provides a sense amplifier, a memory, and a method for controlling a sense amplifier, relating to the technical field of semiconductor memories. The sense amplifier comprises: an amplification module; and an offset voltage storage unit electrically connected to the amplification module; wherein, in an offset cancellation stage of the sense amplifier, the sense amplifier is configured to comprise a current mirror structure to store an offset voltage of the amplification module in an offset voltage storage unit. The present disclosure can realize the offset cancellation of the sense amplifier.Type: GrantFiled: December 25, 2020Date of Patent: February 6, 2024Assignees: CHANGXIN MEMORY TECHNOLOGIES, INC., ANHUI UNIVERSITYInventors: Chunyu Peng, Yangkuo Zhao, Wenjuan Lu, Xiulong Wu, Zhiting Lin, Junning Chen, Xin Li, Rumin Ji, Jun He, Zhan Ying
-
Patent number: 11894420Abstract: A memory formation method includes: providing a substrate; forming a first mask layer on the substrate, in the first mask layer there being formed a plurality of parallel-arranged strip-shaped patterns positioned above the array area, and an end of each of the strip-shaped patterns being connected to the first mask layer on the peripheral area of the substrate; forming a second mask layer on the first mask layer, in the second mask layer there being formed a plurality of first patterns; and etching layer by layer by using the second mask layer and the first mask layer as masks to transfer the strip-shaped patterns and the first patterns into the substrate to form the discrete active areas arranged in an array.Type: GrantFiled: July 27, 2021Date of Patent: February 6, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Qiang Zhang, Zhan Ying
-
Patent number: 11886357Abstract: A memory includes: a control chip; and a plurality of storage chips, in which the plurality of storage chips are electrically connected with the control chip via a common communication channel, the plurality of storage chips include a first storage chip set and a second storage chip set, the storage chips in the first storage chip set are configured to perform information interaction with the control chip by adopting a first clock signal, the storage chips in the second storage chip set are configured to perform information interaction with the control chip by adopting a second clock signal, and phase of the first clock signal is different from phase of the second clock signal.Type: GrantFiled: August 23, 2021Date of Patent: January 30, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Shu-Liang Ning, Jun He, Zhan Ying, Jie Liu
-
Patent number: 11887655Abstract: A sense amplifier includes an amplification module and a control module electrically connected to the amplification module. Herein, in a case of reading a data in a memory cell on a first bit line, at an offset compensation stage of the sense amplifier, the control module is arranged to configure the amplification module to include a first diode structure, a first current mirror structure, and a first inverter with an input terminal and an output terminal connected to each other. In a case of reading a data in a memory cell on a second bit line, at the offset compensation stage of the sense amplifier, the control module is arranged to configure the amplification module to include a second diode structure, a second current mirror structure, and a second inverter with an input terminal and an output terminal connected to each other.Type: GrantFiled: September 14, 2021Date of Patent: January 30, 2024Assignees: ANHUI UNIVERSITY, CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Wenjuan Lu, Junlin Ge, Jun He, Zhan Ying, Xin Li, Kanyu Cao, Chunyu Peng, Zhiting Lin, Xiulong Wu, Junning Chen
-
Patent number: 11881254Abstract: An enable control circuit and a semiconductor memory are provided. The enable control circuit includes: a counting circuit, configured to: count past clock cycles, and determine a clock cycle count value; a selection circuit, configured to determine a target clock cycle count value according to a first config signal; and a control circuit, connected to the counting circuit and the selection circuit, and configured to: control an On Die Termination (ODT) path to be in an enabled state responsive to a level state of an ODT pin signal being inverted, and start the counting circuit; and control the ODT path to switch from the enabled state to a disabled state when the clock cycle count value reaches the target clock cycle count value.Type: GrantFiled: February 11, 2022Date of Patent: January 23, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Yuanyuan Gong, Zhan Ying
-
Patent number: 11867758Abstract: Embodiments of the present disclosure provide a test method and apparatus for a control chip, and an electronic device, which relate to the field of semiconductor device test technologies. The control chip includes a built-in self-test BIST circuit. The method is performed by the BIST circuit. The method includes: reading first test vectors stored in a first target memory chip; sending the first test vectors to the control chip; receiving first output information returned by the control chip in response to the first test vectors; and acquiring a first test result of the control chip based on the first output information and the first test vectors corresponding to the first output information. By means of the technical solutions provided in the embodiments of the present disclosure, so that a storage space for test vectors can be enlarged, and the test efficiency can be increased.Type: GrantFiled: October 15, 2020Date of Patent: January 9, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Chuanqi Shi, Heng-Chia Chang, Li Ding, Jie Liu, Jun He, Zhan Ying
-
Patent number: 11869801Abstract: The present invention provides a semiconductor manufacturing method. A substrate having a plurality of first trenches can be provided. The substrate can include a first pattern formed between two adjacent first trenches. A first dielectric layer can be deposited onto the substrate. The first dielectric layer can cover at least one side wall of the first pattern. A second dielectric layer can be deposited onto the substrate. The second dielectric layer can fill the first trenches. The first pattern can be severed to form a second pattern on the substrate. The second dielectric layer can be removed from the first trenches.Type: GrantFiled: August 20, 2021Date of Patent: January 9, 2024Assignee: Changxin Memory Technologies, Inc.Inventors: Zhan Ying, Qiang Zhang, Yiming Zhu
-
Patent number: 11869624Abstract: A sense amplifier includes: an amplification circuit, configured to read data of a memory cell on a first bit line or a second bit line; and a first offset voltage storage cell and a second offset voltage storage cell, respectively and electrically connected to the amplification circuit, wherein in a case where the data in the memory cell on the first bit line is read, in an offset elimination stage of the sense amplifier, the sense amplifier is configured to store an offset voltage of the sense amplifier in the first offset voltage storage cell; and in a case where the data in the memory cell on the second bit line is read, in the offset elimination stage of the sense amplifier, the sense amplifier is configured to store the offset voltage of the sense amplifier in the second offset voltage storage cell.Type: GrantFiled: September 13, 2021Date of Patent: January 9, 2024Assignees: CHANGXIN MEMORY TECHNOLOGIES, INC., ANHUI UNIVERSITYInventors: Wenjuan Lu, Yangkuo Zhao, Jun He, Xin Li, Zhan Ying, Kanyu Cao, Chunyu Peng, Xiulong Wu, Zhiting Lin, Junning Chen
-
Patent number: 11862268Abstract: Embodiments of the present disclosure provide a test method and apparatus for a control chip, an electronic device, relating to the field of semiconductor device test technology. The method includes: reading first test vectors stored in a first target memory chip; sending the first test vectors to the control chip; receiving first output information returned by the control chip in response to the first test vectors; and acquiring a first test result of the control chip based on the first output information and the first test vectors corresponding to the first output information. By means of the technical solutions provided in the embodiments of the present disclosure, a memory chip can be used for storing test vectors for a control chip, so that a storage space for test vectors can be enlarged, and the test efficiency can be increased.Type: GrantFiled: October 15, 2020Date of Patent: January 2, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Chuanqi Shi, Heng-Chia Chang, Li Ding, Jie Liu, Jun He, Zhan Ying