Patents by Inventor Zhijian Xie
Zhijian Xie has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11971822Abstract: Techniques are disclosed relating to filtering messages. A computer system may detect an occurrence of an event of a particular type. The computer system may determine whether to enqueue, in a message queue, a message that identifies a set of tasks to be performed in relation to the event. The determination may be based on a response received from a cache that stores a subset of filter rules of a filter rules table. Based on the response indicating a cache miss, the computer system may enqueue the message in the message queue. A process that processes the message may be operable to resolve the cache miss by 1) accessing a filter rule from the filter rules table that indicates whether messages for events of the particular type should be enqueued in the message queue and 2) updating the cache to store the filter rule.Type: GrantFiled: January 26, 2022Date of Patent: April 30, 2024Assignee: Salesforce, Inc.Inventors: Liang Xie, Igor Shmulevich, Ritesh Vaja, Zhijian Huang, Bowen Wang
-
Patent number: 7820517Abstract: In a metal-oxide semiconductor device including first and second source/drain regions of a first conductivity type formed in a semiconductor layer of a second conductivity type proximate an upper surface of the semiconductor layer, a drift region formed in the semiconductor layer proximate the upper surface of the semiconductor layer and at least partially between the first and second source/drain regions, an insulating layer formed on at least a portion of the upper surface of the semiconductor layer, and a gate formed on the insulating layer and at least partially between the first and second source/drain regions, a method for controlling an amount of hot carrier injection degradation in the device includes the steps of: forming a shielding structure on the insulating layer above at least a portion of the drift region and substantially between the gate and the second source/drain region; and adjusting an amount of coverage of the shielding structure over an upper surface of the drift region so as to minimizType: GrantFiled: September 11, 2007Date of Patent: October 26, 2010Assignee: Agere Systems Inc.Inventors: Peter L. Gammel, Isik C. Kizilyalli, Marco G. Mastrapasqua, Muhammed Ayman Shibib, Zhijian Xie, Shuming Xu
-
Publication number: 20080003703Abstract: In a metal-oxide semiconductor device including first and second source/drain regions of a first conductivity type formed in a semiconductor layer of a second conductivity type proximate an upper surface of the semiconductor layer, a drift region formed in the semiconductor layer proximate the upper surface of the semiconductor layer and at least partially between the first and second source/drain regions, an insulating layer formed on at least a portion of the upper surface of the semiconductor layer, and a gate formed on the insulating layer and at least partially between the first and second source/drain regions, a method for controlling an amount of hot carrier injection degradation in the device includes the steps of: forming a shielding structure on the insulating layer above at least a portion of the drift region and substantially between the gate and the second source/drain region; and adjusting an amount of coverage of the shielding structure over an upper surface of the drift region so as to minimizType: ApplicationFiled: September 11, 2007Publication date: January 3, 2008Inventors: Peter Gammel, Isik Kizilyalli, Marco Mastrapasqua, Muhammed Shibib, Zhijian Xie, Shuming Xu
-
Patent number: 7279744Abstract: An MOS device is formed including a semiconductor layer of a first conductivity type, and first and second source/drain regions of a second conductivity type formed in the semiconductor layer proximate an upper surface of the semiconductor layer, the first and second source/drain regions being spaced apart relative to one another. A drift region is formed in the semiconductor layer proximate the upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. An insulating layer is formed on at least a portion of the upper surface of the semiconductor layer and above at least a portion of the drift region. A gate is formed on the insulating layer and at least partially between the first and second source/drain regions. The MOS device further includes a shielding structure formed on the insulating layer above at least a portion of the drift region.Type: GrantFiled: October 29, 2004Date of Patent: October 9, 2007Assignee: Agere Systems Inc.Inventors: Peter L. Gammel, Isik C. Kizilyalli, Marco G. Mastrapasqua, Muhammed Ayman Shibib, Zhijian Xie, Shuming Xu
-
Patent number: 7138690Abstract: An MOS device is formed comprising a semiconductor layer of a first conductivity type, a first source/drain region of a second conductivity type formed in the semiconductor layer, and a second source/drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the first source/drain region. The MOS device further comprises a gate formed proximate an upper surface of the semiconductor layer and at least partially between the first and second source/drain regions, and a shielding structure formed proximate the upper surface of the semiconductor layer and between the gate and the second source/drain region, the shielding structure being electrically connected to the first source/drain region, the shielding structure being spaced laterally from the gate and being non-overlapping relative to the gate. In this manner, the MOS device is substantially compatible with a CMOS process technology.Type: GrantFiled: July 21, 2003Date of Patent: November 21, 2006Assignee: Agere Systems Inc.Inventors: Zhijian Xie, Shuming Xu
-
Publication number: 20050280100Abstract: Significant improvement in gain is achievable in a laterally diffused MOS device without substantial change in threshold voltage. Such improvement in a device having a channel with lateral dopant gradient of at least a factor of 10 per micrometer of channel is attained using a P-type gate. For example, a gm of 0.02 S/mm (at VDS=28 V) and a drain breakdown of more than 70V with gate oxide of 350 ? is possible with a threshold voltage of 3.5 volts.Type: ApplicationFiled: June 17, 2004Publication date: December 22, 2005Inventors: Michael Artaki, Isik Kizilyalli, Zhijian Xie
-
Publication number: 20050156234Abstract: An MOS device is formed including a semiconductor layer of a first conductivity type, and first and second source/drain regions of a second conductivity type formed in the semiconductor layer proximate an upper surface of the semiconductor layer, the first and second source/drain regions being spaced apart relative to one another. A drift region is formed in the semiconductor layer proximate the upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. An insulating layer is formed on at least a portion of the upper surface of the semiconductor layer and above at least a portion of the drift region. A gate is formed on the insulating layer and at least partially between the first and second source/drain regions. The MOS device further includes a shielding structure formed on the insulating layer above at least a portion of the drift region.Type: ApplicationFiled: October 29, 2004Publication date: July 21, 2005Inventors: Peter Gammel, Isik Kizilyalli, Marco Mastrapasqua, Muhammed Shibib, Zhijian Xie, Shuming Xu
-
Publication number: 20050110083Abstract: An MOS device comprises a semiconductor layer of a first conductivity type and first and second source/drain regions of a second conductivity type formed in the semiconductor layer proximate an upper surface of the semiconductor layer. The first and second source/drain regions are spaced laterally apart relative to one another and are formed in an active region of the semiconductor layer. The MOS device further comprises a gate formed above the semiconductor layer proximate the upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. The gate is configured such that a dimension of the gate, defined substantially parallel to at least one of the first and second source/drain regions, is confined to be substantially within the active region of the device. An isolation structure is formed in the semiconductor layer, the isolation structure being configured to substantially isolate the first source/drain region from the second source/drain region.Type: ApplicationFiled: November 21, 2003Publication date: May 26, 2005Inventors: Peter Gammel, Muhammed Shibib, Zhijian Xie, Shuming Xu
-
Publication number: 20050017298Abstract: An MOS device is formed comprising a semiconductor layer of a first conductivity type, a first source/drain region of a second conductivity type formed in the semiconductor layer, and a second source/drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the first source/drain region. The MOS device further comprises a gate formed proximate an upper surface of the semiconductor layer and at least partially between the first and second source/drain regions, and a shielding structure formed proximate the upper surface of the semiconductor layer and between the gate and the second source/drain region, the shielding structure being electrically connected to the first source/drain region, the shielding structure being spaced laterally from the gate and being non-overlapping relative to the gate. In this manner, the MOS device is substantially compatible with a CMOS process technology.Type: ApplicationFiled: July 21, 2003Publication date: January 27, 2005Inventors: Zhijian Xie, Shuming Xu
-
Patent number: 6828628Abstract: A diffused MOS device comprises one or more strained silicon portions formed in a carrier transit path of the DMOS device. The one or more strained silicon portions may comprise a layer of strained silicon, generally formed above a layer of lattice mismatch material such as silicon germanium or silicon carbide. The carrier transit path is at least partially defined by a body of the DMOS device, and may also include other regions, such as a diffusion area, channel region, or accumulation region. The one or more strained silicon portions may be formed only in selected regions of the DMOS device or may be formed as a layer throughout. The one or more strained silicon portions may be formed through patterning of a hard mask, forming a lattice mismatch layer, forming a strained silicon layer, and removing the hard mask. Trenches may also be formed prior to forming the lattice mismatch material on the patterned hard mask.Type: GrantFiled: March 5, 2003Date of Patent: December 7, 2004Assignee: Agere Systems, Inc.Inventors: John Michael Hergenrother, Muhammed Ayman Shibib, Shuming Xu, Zhijian Xie
-
Publication number: 20040173846Abstract: A diffused MOS device comprises one or more strained silicon portions formed in a carrier transit path of the DMOS device. The one or more strained silicon portions may comprise a layer of strained silicon, generally formed above a layer of lattice mismatch material such as silicon germanium or silicon carbide. The carrier transit path is al least partially defined by a body of the DMOS device, and may also include other regions, such as a diffusion area, channel region, or accumulation region. The one or more strained silicon portions may be formed only in selected regions of the DMOS device or may be formed as a layer throughout. The one or more strained silicon portions may be formed through patterning of a hard mask, forming a lattice mismatch layer, forming a strained silicon layer, and removing the hard mask. Trenches may also be formed prior to forming the lattice mismatch material on the patterned hard mask.Type: ApplicationFiled: March 5, 2003Publication date: September 9, 2004Inventors: John Michael Hergenrother, Muhammed Ayman Shibib, Shuming Xu, Zhijian Xie