IC module insert

- advantest Corporation
Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description

FIG. 1 is a perspective view of an IC module insert according to a first embodiment of the present design.

FIG. 2 is a front view of the IC module insert shown in FIG. 1.

FIG. 3 is a rear view of the IC module insert shown in FIG. 1.

FIG. 4 is a left side view of the IC module insert shown in FIG. 1.

FIG. 5 is a right side view of the IC module insert shown in FIG. 1.

FIG. 6 is a top plan view of the IC module insert shown in FIG. 1.

FIG. 7 is a bottom plan view of the IC module insert shown in FIG. 1.

FIG. 8 is a sectional view along line VIII—VIII of FIG. 2.

FIG. 9 is a sectional view along line IX—IX of FIG. 6.

FIG. 10 is a perspective view of an IC module insert according to a second embodiment of the present design.

FIG. 11 is a front view of the IC module insert shown in FIG. 10.

FIG. 12 is a rear view of the IC module insert shown in FIG. 10.

FIG. 13 is a left side view of the IC module insert shown in FIG. 10.

FIG. 14 is a right side view of the IC module insert shown in FIG. 10.

FIG. 15 is a top plan view of the IC module insert shownn in FIG. 10.

FIG. 16 is a bottom plan view of the IC module insert shown in FIG. 10.

FIG. 17 is a sectional view along line XVII—XVII of FIG. 11.

FIG. 18 is a sectional view along line XVIII—XVIII of FIG. 15; and,

FIG. 19 is a reduced perspective view of the embodiment of FIG. 1, with the broken-line disclosure of a second module insert and the larger rack assembly being for illustrative purposes only and forming no part of the claimed design.

Claims

The ornamental design for an IC module insert, as shown and described.

Referenced Cited
U.S. Patent Documents
D268754 April 26, 1983 Chaney et al.
3184069 May 1965 Rosenberg
3470420 September 1969 Marks
Patent History
Patent number: D442568
Type: Grant
Filed: Mar 20, 2000
Date of Patent: May 22, 2001
Assignee: advantest Corporation (Tokyo)
Inventors: Yoshiyuki Masuo (Tokyo), Toshiyuki Kiyokawa (Tokyo), Hiroyuki Takahashi (Tokyo)
Primary Examiner: Brian N. Vinson
Attorney, Agent or Law Firm: Birch, Stewart, Kolasch & Birch, LLP
Application Number: 29/120,362
Classifications
Current U.S. Class: Miscellaneous (D13/199); Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)
International Classification: 1399;