Server enclosure
Latest S3 Incorporated Patents:
- Read data valid loop-back for high speed synchronized DRAM controller
- Differential charge pump with low voltage common mode feedback circuit
- Skew-independent memory architecture
- Edge-triggered scan flip-flop and one-pass scan synthesis methodology
- Modifying circuit designs running from both edges of clock to run from positive edge
Description
FIG. 1 comprises a top, front perspective view of the server enclosure according to the present invention;
FIG. 2 comprises a rear perspective view of the server enclosure according to the present invention;
FIG. 3 is a front view of the server enclosure;
FIG. 4 is a back view of the server enclosure;
FIG. 5 is a top view of the server enclosure;
FIG. 6 is a bottom view of the server enclosure;
FIG. 7 is a left side view of the server enclosure of FIG. 1; and,
FIG. 8 is a right side view of the server enclosure of FIG. 1.
Claims
The ornamental design of a server enclosure, as shown and described.
Referenced Cited
Patent History
Patent number: D447135
Type: Grant
Filed: Sep 18, 2000
Date of Patent: Aug 28, 2001
Assignee: S3 Incorporated (Santa Clara, CA)
Inventor: Mark Schoening (Portland, OR)
Primary Examiner: Freda Nunn
Attorney, Agent or Law Firm: Fenwick & West LLP
Application Number: 29/129,604
Type: Grant
Filed: Sep 18, 2000
Date of Patent: Aug 28, 2001
Assignee: S3 Incorporated (Santa Clara, CA)
Inventor: Mark Schoening (Portland, OR)
Primary Examiner: Freda Nunn
Attorney, Agent or Law Firm: Fenwick & West LLP
Application Number: 29/129,604
Classifications
Current U.S. Class:
Mainframe, Central Data Processing Or Server Type (D14/301);
Peripheral Equipment (D14/356)
International Classification: 1402;
International Classification: 1402;