Computer generated image for a display panel or screen
Latest Tokyo Electron Limited Patents:
- Plasma processing apparatus and plasma processing method
- Substrate transport apparatus, substrate transport method, and substrate processing system
- Stress relief in semiconductor wafers
- Method for tuning stress transitions of films on a substrate
- Method and apparatus for inspecting pattern collapse defects
Description
The broken lines illustrate portions of the computer generated image that form no part of the claimed design.
Claims
The ornamental design for a computer generated image for a display panel or screen, as shown and described.
Referenced Cited
U.S. Patent Documents
| D91214 | December 1933 | Provost |
| D91215 | December 1933 | Provost |
| 6421067 | July 16, 2002 | Kamen et al. |
| D471593 | March 11, 2003 | Nishida et al. |
| 6899539 | May 31, 2005 | Stallman et al. |
| 7082570 | July 25, 2006 | von Wiegand et al. |
| 20030006998 | January 9, 2003 | Kumar |
| 20040032433 | February 19, 2004 | Kodosky et al. |
| 20050204294 | September 15, 2005 | Burke |
| 20060090133 | April 27, 2006 | Weinlander |
Patent History
Patent number: D563989
Type: Grant
Filed: Apr 2, 2007
Date of Patent: Mar 11, 2008
Assignee: Tokyo Electron Limited (Tokyo)
Inventors: Hiroyuki Hosokawa (Hokkaido), Ryoji Sakai (Tokyo), Yoshikazu Ishikawa (Hokkaido)
Primary Examiner: Robin V. Webster
Assistant Examiner: Karen E Kearney
Attorney: Rader, Fishman & Grauer, PLLC
Application Number: 29/274,161
Type: Grant
Filed: Apr 2, 2007
Date of Patent: Mar 11, 2008
Assignee: Tokyo Electron Limited (Tokyo)
Inventors: Hiroyuki Hosokawa (Hokkaido), Ryoji Sakai (Tokyo), Yoshikazu Ishikawa (Hokkaido)
Primary Examiner: Robin V. Webster
Assistant Examiner: Karen E Kearney
Attorney: Rader, Fishman & Grauer, PLLC
Application Number: 29/274,161
Classifications
Current U.S. Class:
Simulative (D14/492)
