Substrate for an electronic circuit
Latest KABUSHIKI KAISHA TOSHIBA Patents:
- TRANSPORT DEVICE, AUTOMATED GUIDED VEHICLE, TRANSPORT METHOD, CONTROL DEVICE, CONTROL METHOD AND STORAGE MEDIUM
- SEMICONDUCTOR DEVICE
- SOLAR CELL, SOLAR CELL MODULE, AND SOLAR CELL POWER GENERATION SYSTEM
- QUANTUM CRYPTOGRAPHIC COMMUNICATION CONTROL DEVICE, QUANTUM CRYPTOGRAPHIC COMMUNICATION CONTROL METHOD, AND PROGRAM
- FIXING STRUCTURE FOR TURBINE ROTOR BLADE
Description
The broken lines shown in the drawings represent portions of the substrate for an electronic circuit that form no part of the claimed design.
Claims
The ornamental design for a substrate for an electronic circuit, as shown and described.
Referenced Cited
U.S. Patent Documents
Foreign Patent Documents
D68316 | September 1925 | Laderm |
5858481 | January 12, 1999 | Fukushima |
D459706 | July 2, 2002 | Ebihara et al. |
D471524 | March 11, 2003 | Ebihara et al. |
D526972 | August 22, 2006 | Egawa |
D531139 | October 31, 2006 | Egawa |
D608741 | January 26, 2010 | Miyashita |
D633672 | March 1, 2011 | McKnight |
D633673 | March 1, 2011 | McKnight |
D637193 | May 3, 2011 | Andre et al. |
D670917 | November 20, 2012 | Blackford |
D673922 | January 8, 2013 | Moriai |
D674759 | January 22, 2013 | Chang |
D686175 | July 16, 2013 | Gurary |
D686582 | July 23, 2013 | Krishnan |
D690671 | October 1, 2013 | Gurary |
D699201 | February 11, 2014 | Petsch |
D702445 | April 15, 2014 | Boyle |
D704155 | May 6, 2014 | Chang |
D730304 | May 26, 2015 | Matsumoto |
20030094628 | May 22, 2003 | Yeh |
20060168721 | August 3, 2006 | McGuire |
20080123318 | May 29, 2008 | Lam |
20100326710 | December 30, 2010 | Zhang |
20110051351 | March 3, 2011 | Harashima |
488834 | May 2002 | CN |
1104233 | March 2001 | JP |
1287854 | December 2006 | JP |
1426168 | October 2011 | JP |
1479369 | September 2013 | JP |
1479370 | September 2013 | JP |
30-0470075 | November 2007 | KR |
Patent History
Patent number: D764424
Type: Grant
Filed: Aug 29, 2014
Date of Patent: Aug 23, 2016
Assignee: KABUSHIKI KAISHA TOSHIBA (Tokyo)
Inventors: Manabu Matsumoto (Yokohama), Isao Ozawa (Chigasaki)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/500,896
Type: Grant
Filed: Aug 29, 2014
Date of Patent: Aug 23, 2016
Assignee: KABUSHIKI KAISHA TOSHIBA (Tokyo)
Inventors: Manabu Matsumoto (Yokohama), Isao Ozawa (Chigasaki)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/500,896
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)