Charge Injection Device Patents (Class 257/214)
-
Patent number: 7667218Abstract: Disclosed herein is a phase change memory semiconductor integrated circuit device using a chalcogenide film that solves a problem that the operation temperature capable of ensuring long time memory retention is low due to low phase change temperature is and, at the same time, a problem that power consumption of the device is high since a large current requires to rewrite memory information due to low resistance. A portion of constituent elements for a chalcogenide comprises nitride, oxide or carbide which are formed to the boundary between the chalcogenide film and a metal plug as an underlying electrode and to the grain boundary of chalcogenide crystals thereby increasing the phase change temperature and high Joule heat can be generated even by a small current by increasing the resistance of the film.Type: GrantFiled: November 30, 2005Date of Patent: February 23, 2010Assignee: Renesas Technology Corp.Inventors: Naoki Yamamoto, Norikatsu Takaura, Yuichi Matsui, Nozomu Matsuzaki, Kenzo Kurotsuchi, Motoyasu Terao
-
Patent number: 7638357Abstract: A programmable resistance memory element and method of forming the same. The memory element includes a first electrode, a dielectric layer over the first electrode and a second electrode over the dielectric layer. The dielectric layer and the second electrode each have sidewalls. A layer of programmable resistance material, e.g., a phase change material, is in contact with the first electrode and at least a portion of the sidewalls of the dielectric layer and the second electrode. Memory devices including memory elements and systems incorporating such memory devices are also disclosed.Type: GrantFiled: August 25, 2006Date of Patent: December 29, 2009Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 7514704Abstract: In a method of forming a phase-change memory device, a variable resistance member may be formed on a s semiconductor substrate having a contact region, and a first electrode may be formed to contact a first portion of the variable resistance member and to be electrically connected to the contact region. A second electrode may be formed so as to contact a second portion of the variable resistance member.Type: GrantFiled: January 4, 2005Date of Patent: April 7, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Tae Kim, Young-Nam Hwang, Tai-Kyung Kim, Won-Young Chung, Keun-Ho Lee
-
Patent number: 7504675Abstract: A phase change memory may be made with improved speed and stable characteristics over extended cycling. The alloy may be selected by looking at alloys that become stuck in either the set or the reset state and finding a median or intermediate composition that achieves better cycling performance. Such alloys may also experience faster programming and may have set and reset programming speeds that are substantially similar.Type: GrantFiled: February 22, 2007Date of Patent: March 17, 2009Assignee: Intel CorporationInventors: Guy C. Wicker, Carl Schell, Sergey A. Kostylev, Stephen J. Hudgens
-
Patent number: 7462920Abstract: The present invention relates to a verification architecture of an infrared thermal imaging array module, which includes the following steps. Perform specification design of thermal imaging module, epitaxy, and verification of optical characteristics for calibrating epitaxial parameters. Perform a fabrication process of single-device-type sensing device and verification of changing-temperature optoelectronic measurement by measuring and calibrating at low temperatures by changing temperatures and voltages. Perform a fabrication process of focal-plane array and verification of optoelectronic uniformity and test for dark-current uniformity. Perform a fabrication process and verification of jointing and thinning the focal-plane array and the ROIC. The focal-plane sensing module and the ROIC are jointed by indium bonding, and optoelectronic signal conversion is performed using the sensing array module. Perform the verification of integrated test on thermal image quality.Type: GrantFiled: November 27, 2006Date of Patent: December 9, 2008Assignee: Chung Shan Institute of Science and Technology, Armaments Bureau, M.N.D.Inventors: Shiang-Feng Tang, Chen-Der Chiang, Ping-Kuo Weng, Chih-Chang Shih, Yau-Tang Gau, Jiunn-Jye Luo, San-Te Yang
-
Patent number: 7456879Abstract: An imaging system implements digital correlated double sampling (CDS) using dual channels. One channel converts reset voltages from pixel sensors to digital reset values, while the other channel converts integrated voltages from pixel sensors to digital integrated values. Timing of an imaging process with digital CDS can accordingly be the same as the timing for an imaging process without digital CDS, regardless of the length of the exposure time. Accordingly, the imaging time and the frame rate for moving images do not suffer when digital CDS is used to improve image quality.Type: GrantFiled: August 29, 2003Date of Patent: November 25, 2008Assignee: Aptina Imaging CorporationInventors: Yan Ping Lim, Bond Y. Ying
-
Publication number: 20080265286Abstract: A memory cell includes an ONO film composed of a stacked film of a silicon nitride film SIN which is a charge trapping portion and oxide films BOTOX and TOPOX positioned under and over the silicon nitride film, a memory gate electrode MG over the ONO film, a source region MS, and a drain region MD, and program or erase is performed by hot carrier injection in the memory cell. In the memory cell, a total concentration of N—H bonds and Si—H bonds contained in the silicon nitride film SIN is made to be 5×1020 cm?3 or less.Type: ApplicationFiled: April 24, 2008Publication date: October 30, 2008Inventors: Tetsuya ISHIMARU, Yasuhiro Shimamoto, Toshiyuki Mine, Yasunobu Aoki, Koichi Toba, Kan Yasui
-
Publication number: 20080237650Abstract: A semiconductor device, including: a semiconductor material and an electrode structure electrically coupled to the semiconductor material. The electrode structure includes: a first portion formed of a first conductive material and a second portion formed of a second conductive material. Both the first portion and the second portion of the electrode structure are in direct contact with the semiconductor material. The first conductive material has a first work function and the second conductive material has a second work function that is different from the first work function, so that the second portion of the electrode structure forms a junction with the first portion. The first portion and the second portion of the electrode structure are arranged such that the fringe field from the edge of this junction between the first portion and the second portion extends into the semiconductor material.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Applicants: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., CORNELL RESEARCH FOUNDATION, INC.Inventors: George G. Malliaras, Kiyotaka Mori, Hon Hang Fong
-
Patent number: 7390715Abstract: A method of fabricating an active layer thin film by a metal-chalcogenide precursor solution is provided, including the steps of: synthesizing a metal-chalcogenide precursor containing benzyl or benzyl derivative; dissolving the precursor in a solvent to produce a precursor solution, wherein a chalcogen element or compound can be added to the precursor solution to adjust the molar ratio of metal ion to chalcogen; and then applying the precursor solution onto a substrate in a specific coating manner, to form a film of the metal-chalcogenide after a curing process. Thereby, the existing method wherein an amorphous silicon active layer film is fabricated by plasma enhanced chemical vapor deposition (PECVD) is replaced.Type: GrantFiled: June 5, 2006Date of Patent: June 24, 2008Assignees: Taiwan TFT LCD Association, Chunghwa Picture Tubes, Ltd., Au Optronics Corp., Quanta Display Inc., Hannstar Display Corp., Chi Mei Optoelectronics Corp., Industrial Technology Research Institute, Toppoly Optoelectronics Corp.Inventors: Chun-Yao Ou, Hua-Chi Cheng, Ming-Nan Hsiao, Bor-Chuan Chuang, Chao-Jen Wang
-
Patent number: 7387949Abstract: A semiconductor device includes a semiconductor element, a penetrating electrode which penetrates the semiconductor element, and a resin layer which selectively covers side walls and corners of the semiconductor element.Type: GrantFiled: December 16, 2005Date of Patent: June 17, 2008Assignee: Seiko Epson CorporationInventor: Motohiko Fukazawa
-
Publication number: 20080121944Abstract: The present invention relates to a verification architecture of an infrared thermal imaging array module, which includes the following steps. Perform specification design of thermal imaging module, epitaxy, and verification of optical characteristics for calibrating epitaxial parameters. Perform a fabrication process of single-device-type sensing device and verification of changing-temperature optoelectronic measurement by measuring and calibrating at low temperatures by changing temperatures and voltages. Perform a fabrication process of focal-plane array and verification of optoelectronic uniformity and test for dark-current uniformity. Perform a fabrication process and verification of jointing and thinning the focal-plane array and the ROIC. The focal-plane sensing module and the ROIC are jointed by indium bonding, and optoelectronic signal conversion is performed using the sensing array module. Perform the verification of integrated test on thermal image quality.Type: ApplicationFiled: November 27, 2006Publication date: May 29, 2008Inventors: Shiang-Feng Tang, Chen-Der Chiang, Ping-Kuo Weng, Chih-Chang Shih, Yau-Tang Gau, Jiunn-Jye Luo, San-Te Yang
-
Patent number: 7348620Abstract: Phase change memories may exhibit improved properties and lower cost in some cases by forming the phase change material layers in a planar configuration. A heater may be provided below the phase change material layers to appropriately heat the material to induce the phase changes. The heater may be coupled to an appropriate conductor.Type: GrantFiled: February 13, 2007Date of Patent: March 25, 2008Assignee: Ovonyx, Inc.Inventors: Chien Chiang, Charles Dennison, Tyler Lowrey
-
Publication number: 20080054310Abstract: The capacitorless DRAM memory cell is constituted by a partially-depleted MOSFET device successively comprising a base substrate, a buried insulator, a floating substrate from semiconducting material including a channel, the gate insulator and a gate. The gate comprises a first zone doped by a first type of dopant and a second zone doped by a second type of dopant. The channel is doped by the second type of dopant. The gate insulator comprises a first part corresponding to the first doped zone and a second part corresponding to the second doped zone of the gate. The first part of the gate insulator has a higher tunnel resistance than the second part. Data storage is realized by means of charge carrier transportation from the gate to the floating substrate through the lower tunnel resistance part of the gate insulator.Type: ApplicationFiled: August 16, 2007Publication date: March 6, 2008Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUEInventor: Georges Guegan
-
Patent number: 7244651Abstract: The leakage current of an OTP-EPROM cell formed using buried channel PMOS technology can be reduced. The reduction in leakage current of the OTP-EPROM can be achieved by blocking implantation of the Vtp implant into a channel region of an n-well that substantially underlies a floating gate structure. The Vtp implant can be blocked by providing a mask overlying the surface of the channel region of the n-well during implantation of the Vtp implant.Type: GrantFiled: May 21, 2003Date of Patent: July 17, 2007Assignee: Texas Instruments IncorporatedInventors: Xiaoju Wu, Jozef Mitros, Pinghai Hao
-
Patent number: 7214571Abstract: An electron transfer device is implemented in a structure which is readily capable of achieving charge transfer cycle frequencies in the range of several hundred MHz or more and which can be formed by conventional semiconductor integrated circuit manufacturing processes. The device includes a substrate having a horizontal extent and a pillar on the substrate extending from the substrate vertically with respect to the horizontal extent of the substrate. The pillar is formed to vibrate laterally with respect to the vertical length of the pillar at a resonant frequency which can be several hundred MHz. Drain and source electrodes extend from the substrate vertically with respect to the horizontal extent of the substrate, and have innermost ends on opposite sides of the pillar. The pillar is free to vibrate laterally back and forth between the innermost ends of the drain and source electrodes to transfer charge between the electrodes.Type: GrantFiled: September 15, 2005Date of Patent: May 8, 2007Assignee: Wisconsin Alumni Research FoundationInventors: Dominik V. Scheible, Robert H. Blick
-
Patent number: 7199409Abstract: The present invention provides an apparatus for adding or subtracting an amount charge to or from a charge packet in a CCD as the packet traverses the CCD. The apparatus uses a “wire transfer” device structure to perform the addition or subtraction of charge during the charge packets traversal across the device. A pair of electrically interconnected diffusions are incorporated within the charge couple path to provide an amount of charge which can be added or subtracted from packets as the packets traverse the CCD.Type: GrantFiled: August 26, 2004Date of Patent: April 3, 2007Assignee: Massachusetts Institute of TechnologyInventor: Michael P. Anthony
-
Patent number: 7132319Abstract: A double-injection field-effect transistor has an anode, a cathode, a substantially transparent channel, a substantially transparent gate insulator, and at least one substantially transparent gate electrode. The transistor may also have a substantially transparent anode and/or cathode. The transistor may also be formed on a substantially transparent substrate. Electrode contacts and electrical interconnection leads may also be substantially transparent. Methods for making and using such double-injection field-effect transistors are also disclosed.Type: GrantFiled: September 27, 2005Date of Patent: November 7, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventor: Randy Hoffman
-
Patent number: 7109516Abstract: The benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication.Type: GrantFiled: August 25, 2005Date of Patent: September 19, 2006Assignee: AmberWave Systems CorporationInventors: Thomas A. Langdo, Matthew T. Currie, Glyn Braithwaite, Richard Hammond, Anthony J. Lochtefeld, Eugene A. Fitzgerald
-
Patent number: 7009648Abstract: The present invention concerns a method for operating a CMOS image sensor including a matrix of pixels arranged in a plurality of lines and columns. Each of the pixels include a photosensor element that accumulates charge carriers in proportion to the illumination. A storage device is able to be coupled to the photosensor element at a determined instant in order to generate a sampled signal, which is representative of the charge carriers accumulated by the photosensor. The storage device is intended to assure storage for the purpose of reading the sampling signal. According to the present invention, when the sampled signal which is stored across the storage means is read, the photosensor element is held at a voltage such that any charge carrier generated by the latter is drained and thus does not disturb the sampled signal stored on the storage device.Type: GrantFiled: February 15, 2001Date of Patent: March 7, 2006Assignee: Asulab S.A.Inventors: Stefan Lauxtermann, Steve Tanner, Joachim Grupp
-
Patent number: 6998656Abstract: A double-injection field-effect transistor has an anode, a cathode, a substantially transparent channel, a substantially transparent gate insulator, and at least one substantially transparent gate electrode. The transistor may also have a substantially transparent anode and/or cathode. The transistor may also be formed on a substantially transparent substrate. Electrode contacts and electrical interconnection leads may also be substantially transparent. Methods for making and using such double-injection field-effect transistors are also disclosed.Type: GrantFiled: February 7, 2003Date of Patent: February 14, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventor: Randy Hoffman
-
Patent number: 6960795Abstract: A multi-layered gate for use in a CMOS or CCD imager formed with a second gate at least partially overlapping it. The multi-layered gate is a complete gate stack having an insulating layer, a conductive layer, an optional silicide layer, and a second insulating layer, and has a second gate formed adjacent to it which has a second conductive layer that extends at least partially over the surface of the multi-layered gate. The multi-layered gate has improved insulation, thereby resulting in fewer shorts between the conductive layers of the two gates. Also disclosed are processes for forming the multi-layered gate and the overlapping gate.Type: GrantFiled: January 14, 2003Date of Patent: November 1, 2005Assignee: Micron Technology, Inc.Inventor: Howard E. Rhodes
-
Patent number: 6900468Abstract: Ultra-high-density data-storage media employing indium chalcogenide, gallium chalcogenide, and indium-gallium chalcogenide films to form bit-storage regions that act as photoconductive, photovoltaic, or photoluminescent semiconductor devices that produce electrical signals when exposed to electromagnetic radiation, or to form bit-storage regions that act as cathodoconductive, cathodovoltaic, or cathodoluminescent semiconductor devices that produce electrical signals when exposed to electron beams. Two values of a bit are represented by two solid phases of the data-storage medium, a crystalline phase and an amorphous phase, with transition between the two phases effected by heating the bit storage region.Type: GrantFiled: February 20, 2001Date of Patent: May 31, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Alison Chalken, Gary Gibson, Heon Lee, Krysztof Nauka, Chung-Ching Yang
-
Patent number: 6891232Abstract: A semiconductor device comprises: a semiconductor substrate; a gate insulating film formed on the top surface of the semiconductor substrate; a gate electrode formed on the gate insulating film; diffusion layers formed in the semiconductor substrate to be used a source layer and a drain layer; and a silicide layer formed to overlie the diffusion layers; wherein an oxygen concentration peak, where oxygen concentration is maximized, is at a level lower than said top surface in a cross-section taken along a plane perpendicular to said top surface.Type: GrantFiled: January 30, 2003Date of Patent: May 10, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Kiyotaka Miyano, Kazuya Ohuchi, Ichiro Mizushima
-
Publication number: 20040195595Abstract: A pixel cell is formed by locating a first passivation layer over the final layer of metal lines. Subsequently, the uneven, non-uniform passivation layer is subjected to a planarization process such as chemical mechanical polishing, mechanical abrasion, or etching. A spin-on-glass layer may be deposited over the non-uniform passivation layer prior to planarization. Once a uniform, flat first passivation layer is achieved over the final metal, a second passivation layer, a color filter array, or a lens forming layer with uniform thickness is formed over the first passivation layer. The passivation layers can be oxide, nitride, a combination of oxide and nitride, or other suitable materials. The color filter array layer may also undergo a planarization process prior to formation of the lens forming layer. The present invention is also applicable to other devices.Type: ApplicationFiled: April 2, 2003Publication date: October 7, 2004Inventor: Howard E. Rhodes
-
Patent number: 6800503Abstract: A method of fabricating an encapsulated micro electro-mechanical system (MEMS) and making of same that includes forming a dielectric layer, patterning an upper surface of the dielectric layer to form a trench, forming a release material within the trench, patterning an upper surface of the release material to form another trench, forming a first encapsulating layer that includes sidewalls within the another trench, forming a core layer within the first encapsulating layer, and forming a second encapsulating layer above the core layer, where the second encapsulating layer is connected to the sidewalls of the first encapsulating layer. Alternatively, the method includes forming a multilayer MEMS structure by photomasking processes to form a first metal layer, a second layer including a dielectric layer and a second metal layer, and a third metal layer. The core layer and the encapsulating layers are made of materials with complementary electrical, mechanical and/or magnetic properties.Type: GrantFiled: November 20, 2002Date of Patent: October 5, 2004Assignee: International Business Machines CorporationInventors: Joseph T. Kocis, James Tornello, Kevin S. Petrarca, Richard Volant, Seshadri Subbanna
-
Patent number: 6639259Abstract: The invention relates to a CCD of the buried-channel type comprising a charge-transport channel in the form of a zone (12) of the first conductivity type, for example the n-type, in a well (13) of the opposite conductivity type, in the example the p-type. In order to obtain a drift field in the channel below one or more gates (9, 10a) to improve the charge transfer, the well is provided with a doping profile, so that the average concentration decreases in the direction of charge transport. Such a profile can be formed by covering the area of the well during the well implantation with a mask, thereby causing fewer ions to be implanted below the gates (9, 10a) than below other parts of the channel. By virtue of the invention, it is possible to produce a gate (10a) combining a comparatively large length, for example in the output stage in front of the output gate (9) to obtain sufficient storage capacity, with a high transport rate.Type: GrantFiled: January 22, 2002Date of Patent: October 28, 2003Assignee: Dalsa CorporationInventors: Jan Theodoor Jozef Bosiers, Agnes Catharina Maria Kleimann, Yvonne Astrid Boersma
-
Publication number: 20030178651Abstract: A charge-coupled device capable of attaining excellent performance with a single-layer gate electrode structure is obtained. This charge-coupled device, having a single-layer gate electrode structure, comprises a gate insulator film formed on a semiconductor substrate, a plurality of partitions, consisting of an insulator, formed on the gate insulator film, and concave gate electrodes, arranged between adjacent ones of the partitions, having side surfaces formed along side portions of the partitions. Thus, when the partitions are formed with a width of not more than the minimum critical dimension of lithography, the interval between the adjacent gate electrodes is not more than the minimum critical dimension of lithography.Type: ApplicationFiled: March 13, 2003Publication date: September 25, 2003Applicant: SANYO ELECTRIC CO., LTD.Inventors: Kazuhiro Sasada, Mitsuru Okigawa, Makoto Izumi
-
Patent number: 6590239Abstract: Within a method for forming a color filter image array optoelectronic microelectronic fabrication, and the color filter image array optoelectronic microelectronic fabrication formed employing the method, there is provided a substrate having formed therein a series of photo active regions. There is also formed over the substrate at least one color filter layer having formed therein a color filter region having a concave upper surface. There is also formed upon the at least one color filter layer and planarizing the at least one color filter region having the concave upper surface, a planarizing layer. The planarizing layer provides for enhanced resolution of the color filter image array optoelectronic microelectronic fabrication.Type: GrantFiled: July 30, 2001Date of Patent: July 8, 2003Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Sheng Hsiung, Kuo-Liang Lu, Yu-Kung Hsiao, Chih-Kung Chang, Fu-Tien Wong, Sung-Yung Yang, Chin-Chen Kuo
-
Publication number: 20030116791Abstract: The present invention relates to a semiconductor device with vertical electron injection, comprising a support substrate (2), a structure comprising at least one monocrystalline thin film (7) transferred onto the support substrate and integral with the support substrate, and at least one electronic component, the support substrate (2) comprising at least one recess enabling electric or electronic access to the electronic component, through the monocrystalline thin film, the device also comprising means (13, 14) enabling vertical electron injection into the electronic component.Type: ApplicationFiled: November 18, 2002Publication date: June 26, 2003Inventors: Robert Baptist, Fabrice Letertre
-
Patent number: 6580642Abstract: A method of erasing a non volatile memory cell having a floating gate disposed over and insulated from a semiconductor substrate by a gate insulation layer, a grid electrode disposed over and insulated from the floating gate, and an injector electrode disposed over and insulated from the grid electrode. The substrate includes source and drain regions with a channel region defined therebetween. The method includes the steps of applying a first voltage to the substrate, and applying a second voltage to the grid electrode and to the injector electrode, wherein the first voltage is sufficiently more positive with respect to the second voltage to induce electrons on the floating gate to tunnel through the gate insulation layer to the substrate via Fowler-Nordheim tunneling.Type: GrantFiled: April 29, 2002Date of Patent: June 17, 2003Assignee: Silicon Storage Technology, Inc.Inventor: Chih Hsin Wang
-
Patent number: 6576938Abstract: An image input device or a solid-state image sensing device using a CCD linear sensor includes a main sensor array and a sub sensor array. A transfer register for the sub sensor array is provided with charge sweep means for sweeping away unnecessary charges. Thus, only signals in the main sensor array are selectively read out without being affected by signals in the sub sensor array.Type: GrantFiled: November 3, 2000Date of Patent: June 10, 2003Assignee: Sony CorporationInventors: Masahide Hirama, Katsunori Noguchi, Satoshi Yoshihara, Nishio Yoshihiro
-
Publication number: 20030080358Abstract: A forward biased diode 40 is used to charge up a photodiode 26 rather than an NMOS transistor. This photodiode charging mechanism increases the dynamic range and optical response of active pixel arrays, and improves the scalability of the pixel element.Type: ApplicationFiled: September 20, 2002Publication date: May 1, 2003Inventors: Cetin Kaya, Julian Chen
-
Patent number: 6515318Abstract: A charge transfer device is provided which is capable of reducing a reset field-through noise in a stable manner without being affected by characteristics of transistors and without occurrence of a mustache-shaped pulse-like noise. The charge transfer device is made up of a floating diffusion region used to convert a signal charge transferred from a CCD (Charge Coupled Device) into a voltage, resetting unit used to eject the signal charge accumulated in the floating diffusion region in response to a reset pulse, a first stage source follower used to current-amplify the voltage and second stage source follower in which load is changed in response to the reset pulse and which is used to current-amplify an output voltage of the first stage source follower.Type: GrantFiled: August 29, 2001Date of Patent: February 4, 2003Assignee: NEC CorporationInventor: Shiro Tsunai
-
Patent number: 6515317Abstract: Increased pixel density and increased sensitivity to blue light are provided in a charge couple device employing sidewall and surface gates.Type: GrantFiled: September 29, 2000Date of Patent: February 4, 2003Assignee: International Business Machines Corp.Inventors: Gregory Bazan, William A. Klaasen, Randy W. Mann
-
Publication number: 20020117689Abstract: A field effect transistor includes an n+ high-density impurity injection area, a p+ high-density impurity injection area, an i-impurity non-injection area, and a gate electrode. The gate electrode is free from completely lapping over the i-impurity non-injection area, but laps over substantially half the i-impurity non-injection area adjacent to the n+ high-density impurity injection area so as to avoid channel carrier capture levels due to crystal defects/grain boundaries and an effect of potential barriers due to the channel carrier capture levels.Type: ApplicationFiled: September 19, 2001Publication date: August 29, 2002Inventor: Hajime Akimoto
-
Patent number: 6437378Abstract: A charge coupled device includes an integrated circuit substrate and a transfer circuit, in the integrated circuit substrate, that transfers charge signals in the charge coupled device to provide transferred charge signals. An amplifier, in the integrated circuit substrate and electrically coupled to the transfer circuit, amplifies the transferred charge signals to generate amplified charge signals. Related methods are also discussed.Type: GrantFiled: September 20, 1999Date of Patent: August 20, 2002Assignee: Samsung Electronics Co., Ltd.Inventor: Sang-Sik Park
-
Patent number: 6376868Abstract: A multi-layered gate for use in a CMOS or CCD imager formed with a second gate at least partially overlapping it. The multi-layered gate is a complete gate stack having an insulating layer, a conductive layer, an optional silicide layer, and a second insulating layer, and has a second gate formed adjacent to it which has a second conductive layer that extends at least partially over the surface of the multi-layered gate. The multi-layered gate has improved insulation, thereby resulting in fewer shorts between the conductive layers of the two gates. Also disclosed are processes for forming the multi-layered gate and the overlapping gate.Type: GrantFiled: June 15, 1999Date of Patent: April 23, 2002Assignee: Micron Technology, Inc.Inventor: Howard E. Rhodes
-
Publication number: 20020024066Abstract: A solid-state image pickup device includes pixels disposed in a matrix manner; vertical-transfer registers for transferring accumulated signal electric charges, provided for pixel columns; and shunt wires connected to transfer electrodes of the vertical-transfer registers, extending so as to intersect with the vertical-transfer registers, and connected to bus lines outside an image pickup area.Type: ApplicationFiled: August 24, 2001Publication date: February 28, 2002Applicant: Sony CorporationInventor: Takeshi Ide
-
Patent number: 6333523Abstract: The present invention relates to a field-effect transistor which is improved such that the linearity of mutual conductance gm is flattened over a wider range of gate bias. This field-effect transistor is a MESFET comprising a channel layer and a cap layer in Schottky-contact with a gate electrode. In particular, between the channel layer and the cap layer, one or more auxiliary layers having a doping concentration lower than that of the channel layer and higher than that of the cap layer are provided. The doping concentration of one or more auxiliary layers is set such that the doping profile of a laminated structure constituted by the channel layer, one or more auxiliary layers, and cap layer exponentially lowers from the channel layer toward the cap layer. According to this configuration, the depletion layer can effectively be controlled over a wider range of gate bias, the long gate effect and the like are suppressed, and the linearity of mutual conductance gm is improved.Type: GrantFiled: October 27, 1999Date of Patent: December 25, 2001Assignee: Sumitomo Electric Industries, Ltd.Inventors: Ryoji Sakamoto, Tatsuya Hashinaga
-
Publication number: 20010052604Abstract: Image sensors are known in the art and are for example used in cameras to collect the image.Type: ApplicationFiled: March 27, 2001Publication date: December 20, 2001Inventor: Petrus Gijsbertus Maria Centen
-
Patent number: 6303940Abstract: The present invention relates to a heterojunction structure based upon the oxide/high-k dielectric barrier. In exemplary embodiment, a silicon layer has a silicon dioxide layer thereon, and a high-k dielectric material disposed on the oxide layer. Thereafter, a metal layer, serving as the gate metal for the device is disposed on the high-k dielectric. The silicon dioxide layer has a relatively high barrier height, but has a relatively small thickness, and relative to the high-k dielectric, the barrier height differential fosters real space transfer. In this structure, the high barrier height of the silicon dioxide layer results in higher mobility and thereby greater substrate current. By virtue of the relative thick layer of high-k dielectric, leakage current is significantly reduced.Type: GrantFiled: June 25, 1999Date of Patent: October 16, 2001Assignee: Agere Systems Guardian Corp.Inventors: Isik C. Kizilyalli, Marco Mastrapasqua
-
Publication number: 20010017381Abstract: Disclosed is a solid state imaging device, comprising a unit pixel 101 including a photo diode 111 and a MOS transistor 112 for optical signal detection provided with a high-density buried layer 25 for storing optically generated charges generated by light irradiation in the photo diode 111, a vertical scanning signal driving scanning circuit 102 for outputting a scanning signal to a gate electrode 19, and a voltage boost scanning circuit 108 for outputting a boosted voltage higher than a power source voltage to a source region 16. In this case, a boosted voltage is applied from the voltage boost scanning circuit 108 to the source region 16, and the optically generated charges stored in the high-density buried layer 25 are swept out from the high-density buried layer 25 by a source voltage and a gate voltage risen by the boosted voltage.Type: ApplicationFiled: January 2, 2001Publication date: August 30, 2001Applicant: INNOTECH CORPORATIONInventor: Takashi Miida
-
Patent number: 6252275Abstract: A non-volatile random access memory (NVRAM) structure comprising an injector element in a single crystal silicon substrate; an insulator layer over the substrate; a silicon-on-insulator (SOI) layer over the insulator layer; and a sensing element in the SOI layer overlying the injector element. The NVRAM structure may further comprise a gate above the SOI layer, a floating gate in the insulator layer, or both.Type: GrantFiled: January 7, 1999Date of Patent: June 26, 2001Assignee: International Business Machines CorporationInventors: John M. Aitken, Steven W. Mittl, Alvin W. Strong
-
Patent number: 6239478Abstract: The MOS transistor has field plates and a subarea of the gate formed from the same polysilicon layer. A gate oxide lying underneath them is produced at the beginning of the fabrication process and it therefore exhibits particularly high quality. The polysilicon in the active area is raised to the same level as the adjoining field oxide areas, resulting in a planar topology.Type: GrantFiled: June 10, 1998Date of Patent: May 29, 2001Assignee: Infineon Technologies AGInventors: Martin Kerber, Udo Schwalke
-
Patent number: 6236074Abstract: A solid state image sensor device and a method of fabricating the same are disclosed in the present invention. A solid state image sensor device includes a semiconductor substrate, a well region in the semiconductor substrate, a horizontal charge transmission region in the well region, a plurality of insulating layers in the horizontal charge transmission region, a gate insulating layer on the entire surface including the insulating layers, a plurality of first polygates on the gate insulating layer, the first polygates being separated from each other and overlapping a portion of each insulating layer, a plurality of impurity regions in the horizontal charge transmission region at both sides of each first polygate, an interlayer insulating layer on the entire surface including the first polygates, and a plurality of second polygates on the interlayer insulating layer and overlapped with a portion of each first polygate.Type: GrantFiled: August 12, 1999Date of Patent: May 22, 2001Assignee: LG Semicon Co., Ltd.Inventor: Sun Choi
-
Patent number: 6218686Abstract: A charge coupled device has a transfer electrode portion having a first gate electrode, a second gate electrode having an end portion partially overlapping an end portion of the first gate electrode, and a third gate electrode having one end portion partially overlapping the other end portion of the first gate electrode. The charge coupled device also has a charge transfer portion located in a semiconductor substrate under the first, second and third gate electrodes, which includes a first potential area formed in the semiconductor substrate under the second gate electrode and a second potential area formed in the semiconductor substrate under the third gate electrode. The charge coupled device further has a clock portion which includes a first clock terminal connected to the first and third gate electrodes, and a second clock terminal connected to the second gate electrode.Type: GrantFiled: September 24, 1999Date of Patent: April 17, 2001Assignee: Samsung Electronics Co. Ltd.Inventor: Jung-Hyun Nam
-
Patent number: 6081022Abstract: An interconnect structure includes in a first layer a clock line and a ground line running substantially parallel to the clock line, and a plurality of conductive regions lying in a second layer parallel to the first layer. The ground line is coupled to a source of ground potential. The conductive regions are aligned with the clock line and are disposed around a signal line routed in the second layer across the clock line. The conductive regions are electrically connected to the ground line, thereby forming a shield for the clock line that helps prevent clock signals propagated on the clock line from electromagnetically coupling with other signal lines. In one embodiment, a clock distribution network includes conductive regions (501, 503, 505 . . . ) in the metal layer below the clock line layer and two parallel ground lines (201, 203) in the same metal layer as the clock line (101). The conductive regions (501, 503, 505 . . .Type: GrantFiled: May 24, 1999Date of Patent: June 27, 2000Assignee: Sun Microsystems, Inc.Inventors: Sundari S. Mitra, Aleksandar Pance
-
Patent number: 5952685Abstract: The present invention is embodied in a charge coupled device (CCD)/charge injection device (CID) architecture capable of performing a Fourier transform by simultaneous matrix vector multiplication (MVM) operations in respective plural CCD/CID arrays in parallel in O(1) steps. For example, in one embodiment, a first CCD/CID array stores charge packets representing a first matrix operator based upon permutations of a Hartley transform and computes the Fourier transform of an incoming vector. A second CCD/CID array stores charge packets representing a second matrix operator based upon different permutations of a Hartley transform and computes the Fourier transform of an incoming vector. The incoming vector is applied to the inputs of the two CCD/CID arrays simultaneously, and the real and imaginary parts of the Fourier transform are produced simultaneously in the time required to perform a single MVM operation in a CCD/CID array.Type: GrantFiled: February 9, 1996Date of Patent: September 14, 1999Assignee: California Institute of TechnologyInventors: Amir Fijany, Jacob Barhen, Nikzad Toomarian
-
Patent number: 5828118Abstract: An electromagnetic energy detector system down converts electromagnetic egy from a relatively high energy beyond the detectable range of an electromagnetic energy detector to a lower energy level within the detectable range of the electromagnetic energy detector. The detector includes a transparent substrate, a porous silicon structure formed on the substrate for down converting electromagnetic energy characterized by a first wavelength W1 to electromagnetic energy characterized by a second wavelength W2, where W2>W1; and an electromagnetic energy detector for detecting the down converted electromagnetic energy. The detector is useful in applications where the electromagnetic energy detector would ordinarily be incapable of detecting the higher level electromagnetic energy directly without going through the down conversion process effectuated by the porous silicon structure.Type: GrantFiled: March 6, 1997Date of Patent: October 27, 1998Assignee: The United States of America as represented by the Secretary of the NavyInventor: Stephen D. Russell
-
Patent number: 5715001Abstract: A solid-state camera device of the present invention includes a semiconductor substrate, a plurality of charge storage regions formed on the semiconductor substrate, a charge transfer region formed on the semiconductor substrate, for transferring charges read from the plurality of charge storage regions, a bias charge injection diode formed on the semiconductor substrate, for injecting a bias charge into the charge storage region, and sweeping out section for sweeping at least part of the charge remaining in the charge transfer region before resetting part of the bias charge injected into the charge storage region to emit part of the bias charge into the charge transfer region. That is, the present invention has a feature that the residual charge lying in the charge transfer region below the transfer gate specified for reading is swept before resetting the bias charge after injecting the bias charge into the charge storage region.Type: GrantFiled: April 14, 1995Date of Patent: February 3, 1998Assignee: Kabushiki Kaisha ToshibaInventors: Shinji Ohsawa, Yoshiyuki Matsunaga