With Increased Effective Electrode Surface Area (e.g., Tortuous Path, Corrugated, Or Textured Electrodes) Patents (Class 257/309)
-
Patent number: 7662694Abstract: The capacitance of a capacitor is adjusted by forming openings in one of a pair of electrodes of the capacitor, the openings having different sizes d1, d2, d3, . . . , wherein d1>d2>d3> . . . and being arranged in numbers n1, n2, n3, . . . , respectively; and sequentially filling a necessary number of the openings with an electroconductive material in descending order of the size so as to adjust the capacitance gradually with an increasing degree of precision. The resulting capacitor is mounted to a printed wiring board.Type: GrantFiled: July 31, 2006Date of Patent: February 16, 2010Assignee: Ibiden Co., Ltd.Inventors: Hajime Sakamoto, Takashi Kariya, Yasuhiko Mano
-
Patent number: 7649261Abstract: A semiconductor device and its manufacture method wherein the semiconductor substrate has first and second insulating films, the first insulating film being an insulating film other than a silicon nitride film formed at least on a side wall of a conductive pattern including at least one layer of metal or metal silicide, and the second insulating film being a silicon nitride film formed to cover the first insulating film and the upper surface and side wall of the conductive pattern. The first insulating film may be formed to cover the upper surface and side wall of the conductive pattern. A semiconductor device and its manufacture method are provided which can realize high integrated DRAMs of 256 M or larger without degrading reliability and stability.Type: GrantFiled: March 28, 2007Date of Patent: January 19, 2010Assignee: Fujitsu Microelectronics LimitedInventors: Shinichiroh Ikemasu, Narumi Okawa
-
Patent number: 7649259Abstract: A semiconductor device includes a first wiring line group made of a metal, wiring lines of the first wiring line group being arranged in parallel with each other, a second wiring line group which is made of a semiconductor and crosses the first wiring line group, wiring lines of the second wiring line group being arranged in parallel with each other and being movable in the vicinity of each intersection with the wiring lines of the first wiring line group, and a plurality of metal regions which are formed to be joined with the wiring lines constituting the second wiring line group, and have a work function different from that of the metal forming the first wiring line group.Type: GrantFiled: December 27, 2005Date of Patent: January 19, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Mizuki Ono, Yuichi Motoi
-
Patent number: 7645675Abstract: A parallel plate capacitor formed in the back end of an integrated circuit employs conductive capacitor plates that are formed simultaneously with the other interconnects on that level of the back end (having the same material, thickness, etc). The capacitor plates are set into the interlevel dielectric using the same process as the other interconnects on that level of the back end (preferably dual damascene). Some versions of the capacitors have perforations in the plates and vertical conductive members connecting all plates of the same polarity, thereby increasing reliability, saving space and increasing the capacitive density compared with solid plates.Type: GrantFiled: January 13, 2006Date of Patent: January 12, 2010Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Hanyi Ding, Ebenezer E. Eshun, Michael D. Gordon, Zhong-Xiang He, Anthony K. Stamper
-
Patent number: 7642591Abstract: A capacitor for use in integrated circuits comprises a layer of conductive material. The layer of conductive material including at least a first portion and a second portion, wherein the first portion and the second portion are arranged in a predetermined pattern relative to one another to provide a maximum amount of capacitance per semiconductor die area.Type: GrantFiled: April 20, 2006Date of Patent: January 5, 2010Assignee: Micron Technology, Inc.Inventors: R. Jacob Baker, Kurt D. Beigel
-
Patent number: 7638835Abstract: An NVM cell such as an NROM cell is formed using a portion of one ONO stack and an adjacent portion of a neighboring NROM stack. A gate structure is formed between (and atop) the two ONO portions, or “strips” (or “stripes”). This provides having two physically separated charge storage regions (nitride “strips”, or “stripes”) in each memory cell.Type: GrantFiled: December 28, 2006Date of Patent: December 29, 2009Assignee: Saifun Semiconductors Ltd.Inventors: Rustom Irani, Boaz Eitan, Ilan Bloom, Assaf Shappir
-
Patent number: 7635889Abstract: Conductive layers having knots are adjacently formed with uniform distance therebetween. Droplets of the conductive layers are discharged to stagger centers of the droplets in a length direction of wirings so that the centers of the discharged droplets are not on the same line in a line width direction between the adjacent conductive layers. Since the centers of the droplets are staggered, parts of the conductive layers each having a widest line width (the widest width of knot) are not connected to each other, and the conductive layers can be formed adjacently with a shorter distance therebetween.Type: GrantFiled: January 17, 2006Date of Patent: December 22, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toshiyuki Isa, Gen Fujii, Masafumi Morisue, Ikuko Kawamata
-
Patent number: 7635887Abstract: An integrated circuit arrangement includes an undulating capacitor in a conductive structure layer. The surface area of the capacitor is enlarged in comparison with an even capacitor. The capacitor is interlinked with dielectric regions at its top side and/or its underside, so that it can be produced by methods which may not have to be altered in comparison with conventional CMP methods.Type: GrantFiled: August 11, 2006Date of Patent: December 22, 2009Assignee: Infineon Technologies AGInventor: Anton Steltenpohl
-
Patent number: 7625803Abstract: The invention includes a memory device having a capacitor in combination with a transistor. The memory device can be within a TFT construction. The capacitor is configured to provide both area and perimeter components of capacitance for capacitive enhancement. The capacitor includes a reference plate which splits into at least two prongs. Each of the prongs is surrounded by a lateral periphery. A dielectric material extends around the lateral peripheries of the prongs, and a storage node surrounds an entirety of the lateral peripheries of the prongs. The storage node is separated from the reference plate by at least the dielectric material. Also, the invention includes electronic systems comprising novel capacitor constructions.Type: GrantFiled: February 6, 2006Date of Patent: December 1, 2009Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 7619269Abstract: A semiconductor device including a pixel region in which one or more pixels are formed and a DRAM cell region in which one or more DRAM cells for storing output signals from the pixels are formed, characterized in that the layers constituting the pixel region and the DRAM cell region are formed in the same semiconductor process.Type: GrantFiled: March 31, 2005Date of Patent: November 17, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Narumi Ohkawa
-
Patent number: 7615444Abstract: A method for forming a capacitor structure, according to which the following consecutive steps are executed: providing a substrate having on its surface contact pads and a dielectric mold provided with at least one trench leaving exposed the contact pads; forming a first conductive layer on side walls of the trench in a top region of the trench the conductive layer being without contact to the contact pads; depositing a first dielectric layer; depositing a second conductive layer on the contact pad and on the side walls of the trench; depositing a second dielectric layer; depositing a third conductive layer; and forming a vertical plug interconnecting the first conductive layer and the third conductive layer.Type: GrantFiled: June 29, 2006Date of Patent: November 10, 2009Assignee: Qimonda AGInventors: Odo Wunnicke, Peter Moll, Kristin Schupke
-
Patent number: 7602002Abstract: The present invention provides a semiconductor device comprising: a semiconductor substrate having a DRAM portion and a Logic portion; a first transistor in said DRAM portion; a second transistor in said Logic portion; a first insulating layer covering said DRAM portion and said Logic portion; a first contact plug formed in said first insulating layer in electrically contact with said first transistor in said DRAM portion; a first bit line for said DRAM portion formed on said first insulating layer in electrically contact with said first contact plug; a nitride film formed in contact with said first insulating layer to cover said DRAM portion and said Logic portion, wherein said first bit line locating between said first insulating layer and said nitride film.Type: GrantFiled: February 6, 2006Date of Patent: October 13, 2009Assignee: NEC Electronics CorporationInventors: Tomoko Inoue, Ken Inoue
-
Patent number: 7595526Abstract: A method for manufacturing a capacitor in a semiconductor device for securing capacitance without a merging phenomenon during a MPS grain growth process. The manufacturing step begins with a preparation of a substrate. The interlayer dielectric (ILD) layer is formed on the substrate and is etched to form conductive plug. Then, an etch barrier layer and a sacrifice insulating layer are formed on entire surface subsequently. A cylinder typed first electrode is formed over the conductive plug using the sacrifice insulating layer. Thereafter, first meta-stable poly silicon (MPS) grains are formed on inner wall of the first electrode except a bottom region thereof. However, second MPS grains with small sizes can be formed in the bottom region for increasing a storage area of the first electrode. Finally, a dielectric layer and a second electrode are formed on the first electrode subsequently.Type: GrantFiled: August 11, 2005Date of Patent: September 29, 2009Assignee: Hynix Semiconductor Inc.Inventors: Dong-Woo Shin, Hyung-Bok Choi
-
Patent number: 7592626Abstract: A capacitor comprises: a lower electrode formed of a foil made of a polycrystalline metal; an upper conductor layer; and a dielectric layer disposed between the lower electrode and the upper electrode layer. Grain boundaries of the polycrystalline metal appear at the top surface of the lower electrode. The capacitor further comprises an insulator that is disposed between the top surface of the dielectric layer and the bottom surface of the upper electrode layer and that is present only in part of a region in which the top surface of the dielectric layer and the bottom surface of the upper electrode layer face each other. The insulator is disposed to cover at least part of the grain boundaries appearing at the top surface of the lower electrode when seen from above the top surface of the dielectric layer. The insulator is formed by electrophoresis.Type: GrantFiled: December 7, 2006Date of Patent: September 22, 2009Assignee: TDK CorporationInventors: Yumiko Ozaki, Osamu Shinoura
-
Patent number: 7579643Abstract: A capacitor may include a first electrode, a second electrode, a low dielectric layer, and/or a high dielectric layer. The first electrode may include at least one first electrode branch. The second electrode may face the first electrode and include at least one second electrode branch. The low dielectric layer may be formed between the first electrode branch and the second electrode branch. The high dielectric layer may be formed between the first electrode branch and the second electrode branch. The high dielectric layer may have a higher dielectric constant than the low dielectric layer.Type: GrantFiled: February 16, 2007Date of Patent: August 25, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-jun Oh, Kyung-tae Lee, Yoon-hae Kim
-
Patent number: 7576383Abstract: A capacitor is made by forming a buffer oxide layer, an etching stop layer, and a mold insulation layer over a semiconductor substrate having a storage node contact plug. The mold insulation layer and the etching stop layer are etched to form a hole in an upper portion of the storage node contact plug. A tapering layer is deposited over the mold insulation layer including the hole. The tapering layer and the buffer oxide layer are etched back so that the tapering layer is remained only at the upper end portion of the etched hole. A metal storage node layer formed on the etched hole over the remaining tapering layer. The mold insulation layer and the remaining tapering layer are removed to form a cylindrical storage node having a tapered upper end. A dielectric layer and a plate node are formed over the storage node.Type: GrantFiled: July 17, 2007Date of Patent: August 18, 2009Assignee: Hynix Semiconductor Inc.Inventors: Ho Jin Cho, Cheol Hwan Park, Jae Soo Kim, Dong Kyun Lee
-
Patent number: 7566612Abstract: A method of fabricating a capacitor in a semiconductor device is provided. The method includes steps of depositing a metal layer for forming a lower electrode on a semiconductor substrate; forming, using an oxidation rate differential, an uneven structure in correspondence with a grain boundary of the metal layer; forming a dielectric layer on the lower electrode having the uneven structure; and forming an upper electrode on the dielectric layer.Type: GrantFiled: June 10, 2005Date of Patent: July 28, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Jea Hee Kim
-
Patent number: 7564089Abstract: There is disclosed a semiconductor device comprising a semiconductor substrate, and a capacitor provided above the semiconductor substrate, and including a bottom electrode, a dielectric film formed on the bottom electrode, and a top electrode formed on the dielectric film and having a plurality of hole patterns.Type: GrantFiled: August 5, 2004Date of Patent: July 21, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Soichi Yamazaki, Katsuaki Natori, Koji Yamakawa
-
Patent number: 7560351Abstract: An integrated circuit arrangement and fabrication method is presented. The integrated circuit arrangement contains a semiconductor and a metal electrode. The contact area between a semiconductor and the electrode is increased without increasing the lateral dimensions using partial regions of the semiconductor and/or of the electrode that extend through a transition layer between the semiconductor and electrode.Type: GrantFiled: January 3, 2006Date of Patent: July 14, 2009Assignee: Infineon Technologies AGInventors: Franz Hofmann, Richard Johannes Luyken, Wolfgang Roesner, Michael Specht
-
Patent number: 7557015Abstract: The invention includes methods of forming pluralities of capacitors. In one implementation, a method of forming a plurality of capacitors includes providing a plurality of capacitor electrodes within a capacitor array area over a substrate. The capacitor electrodes comprise outer lateral sidewalls. The plurality of capacitor electrodes is supported at least in part with a retaining structure which engages the outer lateral sidewalls. The retaining structure is formed at least in part by etching a layer of material which is not masked anywhere within the capacitor array area to form said retaining structure. The plurality of capacitor electrodes is incorporated into a plurality of capacitors. Other aspects and implementations are contemplated.Type: GrantFiled: March 18, 2005Date of Patent: July 7, 2009Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, D. Mark Durcan
-
Patent number: 7547933Abstract: There are provided a capacitor lower electrode formed on an adhesive layer, whose surface roughness is 0.79 nm or less, and having a (111) orientation that is inclined from a perpendicular direction to an upper surface of a substrate by 2.3° or less, a ferroelectric layer having a structure the (111) orientation of which is inclined from the perpendicular direction to the upper surface of the substrate by 3.5° or less, and a capacitor upper electrode.Type: GrantFiled: October 29, 2003Date of Patent: June 16, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Tomohiro Takamatsu, Junichi Watanabe, Ko Nakamura, Wensheng Wang, Naoyuki Sato, Aki Dote, Kenji Nomura, Yoshimasa Horii, Masaki Kurasawa, Kazuaki Takai
-
Patent number: 7547607Abstract: A method of fabricating an integrated circuit capacitor includes forming a first metal layer on a conductive plug in an interlayer insulating layer on a substrate. At least a portion of the first metal layer is silicided to form a metal silicide layer and a remaining first metal layer on the conductive plug. The remaining first metal layer is removed using a dry etching process. A lower electrode including a second metal layer is then formed on the metal silicide layer. Because the remaining first metal layer is removed, etching and/or other damage to the conductive plug and/or the interlayer insulating layer during a subsequent wet ethching process may be reduced and/or prevented.Type: GrantFiled: July 7, 2005Date of Patent: June 16, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-jin Moon, Gil-Heyun Choi, Sang-Woo Lee, Jae-Hwa Park
-
Patent number: 7528430Abstract: The invention includes a method of forming a rugged semiconductor-containing surface. A first semiconductor layer is formed over a substrate, and a second semiconductor layer is formed over the first semiconductor layer. Subsequently, a third semiconductor layer is formed over the second semiconductor layer, and semiconductor-containing seeds are formed over the third semiconductor layer. The seeds are annealed to form the rugged semiconductor-containing surface. The first, second and third semiconductor layers are part of a common stack, and can be together utilized within a storage node of a capacitor construction. The invention also includes semiconductor structures comprising rugged surfaces. The rugged surfaces can be, for example, rugged silicon.Type: GrantFiled: June 7, 2006Date of Patent: May 5, 2009Assignee: Micron Technology, Inc.Inventors: Shenlin Chen, Trung Tri Doan, Guy T. Blalock, Lyle D. Breiner, Er-Xuan Ping
-
Publication number: 20090108319Abstract: A DRAM stack capacitor and a fabrication method thereof has a first capacitor electrode formed of a conductive carbon layer overlying a semiconductor substrate, a capacitor dielectric layer and a second capacitor electrode. The first capacitor electrode is of crown shape geometry and possesses an inner surface and an outer surface. The DRAM stack capacitor features the outer surface of the first capacitor electrode as an uneven surface.Type: ApplicationFiled: January 21, 2008Publication date: April 30, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Teng-Wang Huang, Chang-Rong Wu
-
Publication number: 20090096003Abstract: A semiconductor structure and a method for fabricating the semiconductor structure include at least one field effect transistor, and also a capacitor, located over a substrate. In particular, the capacitor is located interposed between the field effect transistor and the substrate. The field effect transistor may include a planar field effect transistor as well as a fin-FET. The capacitor may be connected with a conductor plug layer to a source/drain region of the field effect transistor to form a dynamic random access memory cell structure.Type: ApplicationFiled: October 11, 2007Publication date: April 16, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Huilong Zhu
-
Patent number: 7511325Abstract: A ferroelectric capacitor includes a bottom electrode, a ferroelectric layer formed on the bottom electrode, and a top electrode formed on the ferroelectric layer. A plurality of projection electrodes are formed on the bottom electrode.Type: GrantFiled: April 9, 2004Date of Patent: March 31, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Ichiro Koiwa
-
Patent number: 7498629Abstract: A process of making a stud capacitor structure is disclosed. The process includes embedding the stud in a dielectric stack. In one embodiment, the process includes forming an electrically conductive seed film in a contact corridor of the dielectric stack. A storage cell stud is also disclosed. The storage cell stud can be employed in a dynamic random-access memory device. An electrical system is also disclosed that includes the storage cell stud.Type: GrantFiled: April 11, 2007Date of Patent: March 3, 2009Assignee: Micron Technology, Inc.Inventor: Thomas M. Graettinger
-
Patent number: 7495277Abstract: The invention includes memory circuitry. In one implementation, memory circuitry includes a memory array comprising a plurality of memory cell capacitors. Individual of the capacitors include a storage node electrode, a capacitor dielectric region, and a cell electrode. The cell electrode is commonly shared among at least some of the plurality of memory cell capacitors within the memory array. The cell electrode within the memory array includes a conductor metal layer including at least one of elemental tungsten, a tungsten alloy, tungsten silicide and tungsten nitride. Polysilicon is received over the conductor metal layer. The conductor metal layer and the polysilicon are received over the storage node electrodes of said at least some of the plurality of memory cell capacitors. Other aspects and implementations are contemplated.Type: GrantFiled: July 5, 2006Date of Patent: February 24, 2009Assignee: Micron Technology, Inc.Inventor: Thomas M. Graettinger
-
Patent number: 7485914Abstract: An interdigitized capacitor comprising first and second electrodes. The first electrode comprises two combs symmetrical to a first mirror plane. The fingers of the combs extend toward the first mirror plane. The second electrode comprises two combs and a linear plate. The combs are symmetrical to a second mirror plane and the fingers thereof extend toward the second mirror plane. The linear plate is located at the second mirror plane and connected to one finger of the combs of the second electrode. The first and second mirror planes are orthogonal. The fingers of the combs of the first and second electrodes are interdigitized.Type: GrantFiled: June 1, 2006Date of Patent: February 3, 2009Assignee: Nuvoton Technology CorporationInventors: Kai-Yi Huang, Chia-Jen Hsu, Len-Yi Lu
-
Patent number: 7485915Abstract: A semiconductor device includes a capacitor which includes a capacitor insulating film at least including a first insulating film and a ferroelectric film formed in contact with the first insulating film, containing a compound of a preset metal element and a constituent element of the first insulating film as a main component and having a dielectric constant larger than that of the first insulating film, a first capacitor electrode formed of one of Cu and a material containing Cu as a main component, and a second capacitor electrode formed to sandwich the capacitor insulating film in cooperation with the first capacitor electrode.Type: GrantFiled: May 5, 2006Date of Patent: February 3, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Hayato Nasu, Takamasa Usui, Hideki Shibata
-
Patent number: 7459746Abstract: A container capacitor and method of forming the container capacitor are provided. The container capacitor comprises a lower electrode fabricated by forming a layer of doped polysilicon within a container in an insulative layer disposed on a substrate; forming a barrier layer over the polysilicon layer within the container; removing the insulative layer to expose the polysilicon layer outside the container; nitridizing the exposed polysilicon layer at a low temperature, preferably by remote plasma nitridation; removing the barrier layer to expose the inner surface of the polysilicon layer within the container; and forming HSG polysilicon over the inner surface of the polysilicon layer. The capacitor can be completed by forming a dielectric layer over the lower electrode, and an upper electrode over the dielectric layer. The cup-shaped bottom electrode formed within the container defines an interior surface comprising HSG polysilicon, and an exterior surface comprising smooth polysilicon.Type: GrantFiled: February 28, 2007Date of Patent: December 2, 2008Assignee: Micron Technology, Inc.Inventor: Lingyi A. Zheng
-
Patent number: 7456459Abstract: The present invention discloses capacitors having via connections and electrodes designed such that they provide a low inductance path, thus reducing needed capacitance, while enabling the use of embedded capacitors for power delivery and other uses. One embodiment of the present invention discloses a capacitor comprising the following: a top capacitor electrode and a bottom capacitor electrode, wherein the top electrode is smaller than the bottom electrode, comprising, on all sides of the capacitor; in an array, a multiplicity of vias located on all sides of the top and bottom capacitor electrodes, wherein the top electrode and the vias connecting to the top electrode act as an inner conductor, and the bottom electrode and the vias connecting to the bottom electrode act as an outer conductor.Type: GrantFiled: September 6, 2006Date of Patent: November 25, 2008Assignee: Georgia Tech Research CorporationInventor: Lixi Wan
-
Patent number: 7453114Abstract: An exemplary embodiment providing one or more improvements includes a capacitor with a segmented end electrode and methods for segmenting an end electrode of a capacitor for reducing or eliminating instances of thermally induced damage of the capacitor.Type: GrantFiled: July 28, 2006Date of Patent: November 18, 2008Assignee: SBE, Inc.Inventor: Terry Hosking
-
Publication number: 20080277710Abstract: Provided are semiconductor devices and methods of forming the same. In the semiconductor devices and methods of forming the same, different insulating patterns are disposed around a cell gate pattern and a peripheral gate pattern to impose different heat budgets around the cell gate pattern and the peripheral gate pattern. For this purpose, a semiconductor substrate having a cell array region and a peripheral circuit region is prepared. First and second cell gate patterns are disposed in the cell array region. A peripheral gate pattern is disposed in the peripheral circuit region to be adjacent to the second cell gate pattern. Buried insulating patterns are disposed around the first and second cell gate patterns. Planarization insulating patterns are disposed around the peripheral gate pattern.Type: ApplicationFiled: May 6, 2008Publication date: November 13, 2008Inventors: Wook-Je Kim, Satoru Yamada, Shin-Deuk Kim
-
Patent number: 7449740Abstract: A semiconductor substrate has a cell region and a peripheral circuit region surrounding the cell region. In the cell region a plurality of lower electrodes are connected to a conductive region of the semiconductor substrate, and are arrayed along row and column directions. A dielectric layer is formed on the plurality of lower electrodes. An upper electrode is formed on the dielectric layer, entirely covering the cell region, and is formed extending to a portion of the peripheral circuit region that has a step coverage lower by a height of the lower electrode than the cell region. An edge of the upper electrode has square-shaped projections that are distanced from each other at a uniform interval and are repetitively arrayed. With the described structure, pattern defects can be sensed and controlled, preventing and substantially reducing process defect.Type: GrantFiled: April 13, 2005Date of Patent: November 11, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Je-Min Park
-
Patent number: 7449739Abstract: A capacitor for a dynamic semiconductor memory cell, a memory and method of making a memory is disclosed. In one embodiment, a storage electrode of the capacitor has a pad-shaped lower section and a cup-shaped upper section, which is placed on top of the lower section. A lower section of a backside electrode encloses the pad-shaped section of the storage electrode. An upper section of the backside electrode is enclosed by the cup-shaped upper section of the storage electrode. A first capacitor dielectric separates the lower sections of the backside and the storage electrodes. A second capacitor dielectric separates the upper sections of the backside and the storage electrodes. The electrode area of the capacitor is enlarged while the requirements for the deposition of the capacitor dielectric are relaxed. Aspect ratios for deposition and etching processes are reduced.Type: GrantFiled: January 25, 2006Date of Patent: November 11, 2008Assignee: Infineon Technologies AGInventors: Johannes Heitmann, Peter Moll, Odo Wunnicke, Till Schloesser
-
Patent number: 7439570Abstract: An interdigitated Metal-Insulator-Metal (MIM) capacitor provides self-shielding and accurate capacitance ratios with small capacitance values. The MIM capacitor includes two terminals that extend to a plurality of interdigitated fingers separated by an insulator. Metal plates occupy layers above and below the fingers and connect to fingers of one terminal. As a result, the MIM capacitor provides self-shielding to one terminal. Additional shielding may be employed by a series of additional shielding layers that are isolated from the capacitor. The self-shielding and additional shielding may also be implemented at an array of MIM capacitors.Type: GrantFiled: June 1, 2007Date of Patent: October 21, 2008Assignee: Kenet, Inc.Inventor: Michael P. Anthony
-
Patent number: 7436069Abstract: The layout density of the through electrodes in the horizontal plane of the substrate is enhanced. Through holes 103 extending through the silicon substrate 101 is provided. An insulating film 105 is buried within the through hole 103. A plurality of columnar through plugs 107 are provided in the insulating film 105.Type: GrantFiled: December 1, 2005Date of Patent: October 14, 2008Assignee: NEC Electronics CorporationInventor: Satoshi Matsui
-
Patent number: 7414297Abstract: The invention includes methods of forming rugged electrically conductive surfaces. In one method, a layer is formed across a substrate and subsequently at least partially dissociated to form gaps extending to the substrate. An electrically conductive surface is formed to extend across the at least partially dissociated layer and within the gaps. The electrically conductive surface has a rugged topography imparted by the at least partially dissociated layer and the gaps. The topographically rugged surface can be incorporated into capacitor constructions. The capacitor constructions can be incorporated into DRAM cells, and such DRAM cells can be incorporated into electrical systems.Type: GrantFiled: September 21, 2007Date of Patent: August 19, 2008Assignee: Micron Technology, Inc.Inventors: Marsela Pontoh, Cem Basceri, Thomas M. Graettinger
-
Patent number: 7408216Abstract: Some embodiments of the invention include a memory cell having a vertical transistor and a trench capacitor. The trench capacitor includes a capacitor plate with a roughened surface for increased surface area. Other embodiments are described and claims.Type: GrantFiled: July 11, 2006Date of Patent: August 5, 2008Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Joseph E. Geusic, Kie Y. Ahn
-
Patent number: 7405122Abstract: A method for forming a capacitor comprises providing a substrate. A bottom electrode material layer is formed on the substrate. A first mask layer is formed on the bottom electrode material layer. A second mask layer is formed on the first mask layer. The second mask layer is patterned to form a patterned second mask layer in a predetermined region for formation of a capacitor. A plurality of hemispherical grain structures are formed on a sidewall of the patterned second mask layer. The first mask layer is etched by using the hemispherical grain structures and the patterned second mask layer as a mask, thereby forming a patterned first mask layer having a pattern. The pattern of the first mask layer is transferred to the bottom electrode material layer. And, a capacitor dielectric layer and a top electrode layer are formed on the bottom electrode material layer to form the capacitor.Type: GrantFiled: July 11, 2006Date of Patent: July 29, 2008Assignee: Industrial Technology Research InstituteInventors: Hengyuan Lee, Lurng-Shehng Lee, Ching Chiun Wang, Pei-Jer Tzeng
-
Patent number: 7405438Abstract: The invention includes a method of forming a rugged semiconductor-containing surface. A first semiconductor layer is formed over a substrate, and a second semiconductor layer is formed over the first semiconductor layer. Subsequently, a third semiconductor layer is formed over the second semiconductor layer, and semiconductor-containing seeds are formed over the third semiconductor layer. The seeds are annealed to form the rugged semiconductor-containing surface. The first, second and third semiconductor layers are part of a common stack, and can be together utilized within a storage node of a capacitor construction. The invention also includes semiconductor structures comprising rugged surfaces. The rugged surfaces can be, for example, rugged silicon.Type: GrantFiled: September 20, 2004Date of Patent: July 29, 2008Assignee: Micron Technology, Inc.Inventors: Shenlin Chen, Trung Tri Doan, Guy T. Blalock, Lyle D. Breiner, Er-Xuan Ping
-
Patent number: 7400008Abstract: An objective of this invention is to provide a semiconductor device comprising a less bias-dependent capacitative element with a large capacity per a unit area, having a configuration which can be manufactured using an existing structure in a semiconductor device. There is provided a semiconductor device 100, comprising a semiconductor substrate; a lower interconnection 101 on the semiconductor substrate, in whose upper surface a concave is formed; dielectrics 102a, 102b, 102c, 102d covering the inner surface of the concave; and a upper interconnection 104 on the dielectrics 102a, 102b, 102c, 102d.Type: GrantFiled: March 2, 2005Date of Patent: July 15, 2008Assignee: NEC Electronics CorporationInventor: Hideaki Horii
-
Publication number: 20080142866Abstract: An integrated circuit capacitor includes first and second electrodes and at least one dielectric layer extending between the first and second electrodes. The first electrode includes at least one carbon nanotube. The capacitor further includes an electrically conductive catalyst material. This catalyst material may be selected from the group consisting of iron, nickel and cobalt and alloys thereof.Type: ApplicationFiled: February 6, 2008Publication date: June 19, 2008Inventors: Young-Moon Choi, In-Seok Yeo, Sun-Woo Lee
-
Patent number: 7382014Abstract: A semiconductor device with a capacitor includes a lower electrode, a dielectric and an upper electrode on the dielectric layer. The dielectric layer including more than one polycrystalline tantalum oxide layer and more than one separation layer, wherein the polycrystalline tantalum oxide layers and the separation layers are alternately stacked, while one of the polycrystalline tantalum oxide layers is a lowermost layer among the stacked layers.Type: GrantFiled: May 17, 2006Date of Patent: June 3, 2008Assignee: Elpida Memory, Inc.Inventor: Shinpei Iijima
-
Patent number: 7378739Abstract: A capacitor including a polysilicon layer doped with impurities to be conductive, a first dielectric layer formed on the polysilicon layer, a first conductive layer formed on the first dielectric layer, a second dielectric layer formed on the first conductive layer, and a second conductive layer formed on the first dielectric layer. The second conductive layer is coupled to the polysilicon layer.Type: GrantFiled: March 29, 2005Date of Patent: May 27, 2008Assignee: Samsung SDI Co., Ltd.Inventors: Won-Kyu Kwak, Keum-Nam Kim
-
Patent number: 7378313Abstract: Methods are provided for robust and cost effective techniques to fabricate a semiconductor device having double-sided hemispherical silicon grain (HSG) electrodes for container capacitors. In an embodiment, this is accomplished by forming a layer of hemispherical silicon grain (HSG) polysilicon over interior surfaces of a polysilicon layer of a container formed in a substrate. An oxide cap may be formed on the top portion of the container.Type: GrantFiled: April 26, 2006Date of Patent: May 27, 2008Assignee: Micron Technology, Inc.Inventor: Lingyi A. Zheng
-
Patent number: 7375376Abstract: A semiconductor display device with an interlayer insulating film in which surface levelness is ensured with a limited film formation time, heat treatment for removing moisture does not take long, and moisture in the interlayer insulating film is prevented from escaping into a film or electrode adjacent to the interlayer insulating film. A TFT is formed and then a nitrogen-containing inorganic insulating film that transmits less moisture compared to organic resin film is formed so as to cover the TFT. Next, organic resin including photosensitive acrylic resin is applied and an opening is formed by partially exposing the organic resin film to light. The organic resin film where the opening is formed, is then covered with a nitrogen-containing inorganic insulating film which transmits less moisture than organic resin film does.Type: GrantFiled: December 5, 2006Date of Patent: May 20, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Murakami, Masahiko Hayakawa, Kiyoshi Kato, Mitsuaki Osame, Takashi Hirosue, Saishi Fujikawa
-
Patent number: 7372094Abstract: The invention includes a method of depositing a noble metal. A substrate is provided. The substrate has a first region and a second region. The first and second regions are exposed to a mixture comprising a precursor of a noble metal and an oxidant. During the exposure, a layer containing the noble metal is selectively deposited onto the first region relative to the second region. In particular applications, the first region can comprise borophosphosilicate glass, and the second region can comprise either aluminum oxide or doped non-oxidized silicon. The invention also includes capacitor constructions and methods of forming capacitor constructions.Type: GrantFiled: October 31, 2006Date of Patent: May 13, 2008Assignee: Micron Technology, Inc.Inventors: Cancheepuram V. Srividya, F. Daniel Gealy, Thomas M. Graettinger
-
Patent number: 7361599Abstract: A via etch to contact a capacitor with ferroelectric between electrodes together with dielectric on an insulating diffusion barrier includes two-step etch with F-based dielectric etch and Cl- and F-based barrier etch.Type: GrantFiled: June 6, 2005Date of Patent: April 22, 2008Assignee: Texas Instruments IncorporatedInventors: Theodore S. Moise, Guoqiang Xing, Mark Visokay, Justin F. Gaynor, Stephen R. Gilbert, Francis Celii, Scott R. Summerfelt, Luigi Colombo