With Means To Reduce Parasitic Capacitance Patents (Class 257/386)
-
Patent number: 6597045Abstract: A semiconductor structure which includes a raised source, a raised drain, a gate located between the source and the drain, a first capping layer in communication with at least a portion of the gate and the source, a second capping layer in communication with at least a portion of the gate and the drain, a first portion of a gate oxide region in communication with at least a portion of the gate and the source, a second portion of a gate oxide region in communication with at least a portion of the gate and the drain. The source, the gate, the first capping layer, and the first portion of a gate oxide region define a first gap. The drain, the gate, the second capping layer, and the second portion of a gate oxide region define a second gap. The structure also includes a first junction area located beneath the first gap, the gate and the source and a second junction area located beneath the second gap, the gate and the drain.Type: GrantFiled: November 9, 2001Date of Patent: July 22, 2003Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, Chandra Mouli
-
Patent number: 6573588Abstract: A P well region formed on a buried N well region and a n+ active region that are connected each other through a lead wire, serve as one terminal T1, and a gate electrode and a buried N well region that are connected each other through a leading N well region and a lead wire, serve as the other terminal T2. Thereby, the voltage dependence of capacitance C1 formed between the gate electrode and the n+ active region is canceled out with the voltage dependence of capacitance C2 formed between the P well region and the buried N well region.Type: GrantFiled: October 24, 2002Date of Patent: June 3, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshio Kumamoto, Takashi Okuda, Yasuo Morimoto
-
Patent number: 6573556Abstract: A new Flash memory cell device with a parasitic surface transfer transistor (PASTT) and a method of manufacture are achieved. The device comprises, first, a semiconductor substrate. The semiconductor substrate further comprises an active area and an isolation barrier region. A source junction is in the active area. A drain junction is in the active area. A cell channel is in the active area extending from the drain junction to the source junction. A parasitic channel is in the active area on the top surface of the semiconductor substrate extending from the drain junction to the source junction. The parasitic channel is bounded on one side by the isolation barrier region and on another side by the cell channel. A floating gate comprises a first conductive layer overlying the cell channel with a tunneling oxide layer therebetween. The floating gate does not overlie the parasitic channel.Type: GrantFiled: July 1, 2002Date of Patent: June 3, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kelvin Yin-Yuh Doong, Ching-Hsiang Hsu
-
Patent number: 6573572Abstract: A damascene structure with a plurality of low dielectric constant insulating layers acting as etch stops is disclosed. The selected low dielectric constant materials have similar methods of formation and similar capacities to withstand physical and thermal stress. In addition, the etchant used for each low dielectric constant insulating layer has a very small etching rate relative to the other low dielectric constant insulating layers. Thus, the low dielectric constant materials act as insulating layers through which trenches and vias are formed.Type: GrantFiled: October 31, 2001Date of Patent: June 3, 2003Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 6555883Abstract: A lateral power metal-oxide-semiconductor field effect transistor (MOSFET) having a gate structure in which the insulated gate is coupled to the gate electrode through contacts at a plurality of locations. The source electrode includes first and second segments. The first segment is interposed between the drain electrode and the gate electrode and acts as a field plate.Type: GrantFiled: October 29, 2001Date of Patent: April 29, 2003Assignee: Power Integrations, Inc.Inventors: Donald Ray Disney, Wayne Bryan Grabowski
-
Patent number: 6525378Abstract: A semiconductor device and a method of forming same are disclosed. The device includes an SOI wafer including a semiconductor layer, a substrate and a buried insulator layer therebetween. The semiconductor layer includes a source region, a drain region, and a body region disposed between the source and drain regions. At least one of the source and drain regions includes an epitaxially raised region. A gate is on the semiconductor layer, the gate being operatively arranged with the source, drain, and body regions to form a transistor. The at least one of the source and drain regions including the epitaxially raised region includes a silicide region spaced apart from the body region by about 200 to about 1000 Angstroms.Type: GrantFiled: June 13, 2001Date of Patent: February 25, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Concetta E. Riccobene
-
Patent number: 6524923Abstract: An integrated adjustable capacitor device and method for making such a device are provided. The adjustable capacitor includes an underlying electrode, a dielectric cavity, an upper electrode, and an etch cavity for removing sacrificial material from the dielectric cavity. The surface of the device is relatively flat due to epitaxal deposition of epi polysilicon and single crystal silicon. The adjustable capacitor system is capable of undergoing CMOS processes without requiring additional steps of covering the capacitor device to protect it and then removing the covering following the CMOS processes.Type: GrantFiled: May 14, 2002Date of Patent: February 25, 2003Assignee: Robert Bosch GmbHInventors: Karsten Funk, Markus Lutz, Detlef Clawin
-
Patent number: 6504220Abstract: A semiconductor device comprises a first insulating layer formed on a substrate; a resistor layer formed on the first insulating layer and having a prescribed electrical resistance; a second insulating layer formed on the resistor layer; a plurality of wirings electrically connected, at positions spaced apart from each other on the resistor layer, to the resistor layer through holes formed in the second insulating layer. Further the semiconductor device comprises a heat storage layer formed in the vicinity of the resistor layer for storing heat generated when a current flows in the resistor layer Hence, even if a large current such as a surge current flows in the resistor layer, heat generated in the resistor layer can be stored in the heat storage layer provided in the vicinity of the resistor layer. Therefore, a stable and reliable semiconductor device free of the breakdown of the resistor layer can be provided.Type: GrantFiled: November 13, 2001Date of Patent: January 7, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kimitoshi Sato
-
Publication number: 20020190344Abstract: The present invention provides a semiconductor device and a method of manufacture therefor. The semiconductor device includes a channel region located in a semiconductor substrate and a trench located adjacent a side of the channel region. The semiconductor device further includes an isolation structure located in the trench, and a source/drain region located over the isolation structure.Type: ApplicationFiled: June 15, 2001Publication date: December 19, 2002Inventors: John A. Michejda, Ian Wylie
-
Patent number: 6495890Abstract: A field-effect transistor comprises a semiconductor substrate, a gate insulation film formed selectively on the semiconductor substrate, a gate electrode formed on the gate insulation film, source/drain regions formed in surface portions of the semiconductor substrate along mutually opposed side surfaces of the gate electrode, the source/drain regions having opposed end portions located immediately below the gate electrode, each of the opposed end portions having an overlapping region which overlaps the gate electrode, and a channel region formed in a surface portion of the semiconductor substrate, which is sandwiched between the opposed source/drain regions. That portion of the gate insulation film, which is located at the overlapping region where at least one of the source/drain regions overlaps the gate electrode, has a lower dielectric constant than that portion of the gate insulation film, which is located on the channel region.Type: GrantFiled: August 31, 2000Date of Patent: December 17, 2002Assignee: Kabushiki Kaisha ToshibaInventor: Mizuki Ono
-
Patent number: 6489655Abstract: An integrated circuit and method for making it are described. The integrated circuit includes a first insulating layer formed on a substrate and a body strap of a first conductivity type that is formed on the first insulating layer. A second insulating layer is formed on the first insulating layer adjacent to the body strap and a film is formed on the second insulating layer. The integrated circuit also includes a gate electrode formed on the film. A plurality of doped regions of a second conductivity type are formed within the film that extend from the surface of the film to the surface of the second insulating layer. The doped regions have junctions that are each spaced from the body strap by at least about 500 angstroms.Type: GrantFiled: February 12, 2001Date of Patent: December 3, 2002Assignee: Intel CorporationInventors: Brian S. Doyle, Brian Roberds, Rafael Rios
-
Patent number: 6479868Abstract: A silicon-on-insulator (SOI) transistor. The SOI transistor includes a germanium implanted source and drain having a body disposed therebetween, and a gate disposed on the body, the germanium being implanted at an angle such that the source has a concentration of germanium at a source/body junction and the gate shields germanium implantation in the drain adjacent a drain/body junction resulting in a graduated drain/body junction. Also disclosed is a method of fabricating the SOI transistor.Type: GrantFiled: April 30, 2001Date of Patent: November 12, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Xilin Judy An, Bin Yu, Concetta E. Riccobene
-
Publication number: 20020149068Abstract: A gate oxide film is formed on a substrate. Next, gate interconnections, each including a first silicon film, a silicide film and a dielectric film, are formed on the gate oxide film. Next, an impurity is implanted into the substrate while the gate interconnections are taken as a mask, thereby forming a first diffusion layer. Next, a second silicon film is formed over the entire surface of the substrate so as to cover the gate interconnections. Next, the second silicon film is thermally oxidized, thereby forming a thermal oxide film. An interlayer dielectric film is formed on the thermal oxide film.Type: ApplicationFiled: October 15, 2001Publication date: October 17, 2002Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Takashi Terauchi, Akinobu Teramoto
-
Publication number: 20020130344Abstract: There is provided a semiconductor device including a transistor formed by means of a common contact hole that connects a gate electrode, and a diffused layer forming a source/drain terminal; and a semiconductor device comprising the gate electrode of the transistor, and a connecting terminal to which capacitance between substrates and capacitance between the gate electrode and the source/drain terminal are added, thereby improving the soft error resistance caused by alpha rays and neutron beams.Type: ApplicationFiled: December 6, 2001Publication date: September 19, 2002Inventors: Koji Nii, Motoshige Igarashi
-
Publication number: 20020125508Abstract: Disclosed is a container capacitor structure and method of constructing it. An etch mask and etch are used to expose portions of an exterior surface of electrode (“bottom electrodes”) of the container capacitor structure. The etch provides a recess between proximal pairs of container capacitor structures, which recess is available for forming additional capacitance. Accordingly, a capacitor dielectric and a top electrode are formed on and adjacent to, respectively, both an interior surface and portions of the exterior surface of the first electrode. Advantageously, surface area common to both the first electrode and second electrodes is increased over using only the interior surface, which provides additional capacitance without a decrease in spacing for clearing portions of the capacitor dielectric and the second electrode away from a contact hole location.Type: ApplicationFiled: May 3, 2002Publication date: September 12, 2002Applicant: Micron Technology, Inc.Inventors: D. Mark Durcan, Trung T. Doan, Roger R. Lee, Fernando Gonzalez, Er-Xuan Ping
-
Patent number: 6420774Abstract: A low junction capacitance semiconductor structure and an I/O buffer are disclosed. The semiconductor structure includes a MOS transistor and a lightly doped region. The MOS transistor is formed in a semiconductor substrate and has a gate and source and drain region formed aside the gate. The lightly doped region has a conductivity the same as the source and drain regions, and is formed in the drain region and has a depth larger than the source and drain regions. Further, the lightly doped region can be achieved by CMOS-compatible processes, and the formed devices in the well can be isolated from the semiconductor substrate using deeply doped regions which are usually adopted in advanced technologies.Type: GrantFiled: October 6, 1999Date of Patent: July 16, 2002Assignee: Vanguard International Semiconductor CorporationInventors: Geeng-Lih Lin, Ming-Dou Ker
-
Publication number: 20020084491Abstract: A multi-finger type electrostatic discharge protection circuit is disclosed, In an NMOS type ESD protection circuit, a pair of gates are formed in parallel with each other in one of multiple active regions so as to enable all the gate fingers in the active regions to perform npn bipolar operations uniformly. The present invention discharges an ESD pulse effectively by forming one or more additional n+ (or p+) type active regions, which are connected to Vcc (or Vss), between respective active regions.Type: ApplicationFiled: December 28, 2001Publication date: July 4, 2002Inventors: Myoung Goo Lee, Hong Bae Park
-
Patent number: 6406973Abstract: The present invention relates to a transistor in a semiconductor device and method of manufacturing the same, more particularly to a new dual gate P+ salicide forming technology having an elevated channel and a source/drain using the selective SiGe epi-silicon growth technology.Type: GrantFiled: June 29, 2000Date of Patent: June 18, 2002Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Jung Ho Lee
-
Patent number: 6384443Abstract: Provided are a method of manufacturing a stacked capacitor with which it is easy to fabricate even when a noble metal such as platinum is used for a lower electrode, and a stacked capacitor which can suppress a chemical reaction between a dielectric film or a sidewall lower electrode and a conductive plug. The method comprises the steps of: forming an insulating film (4); forming a film to be etched on the insulating film (4); forming a pattern for a lower electrode core (5A) which extends through the film to be etched and the insulating film (4) and extends to part of a conductive plug (3); burying a material for the lower electrode core (5A) into the pattern; burying a top insulating film (6A) and removing the film to be etched; depositing a material for a sidewall lower electrode (7A) and performing an etch back; and forming a dielectric film (8) and upper electrode (9).Type: GrantFiled: November 16, 2000Date of Patent: May 7, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Yoshikazu Tsunemine
-
Patent number: 6376886Abstract: In a field effect transistor including a semiconductor substrate which is divided into an active area and an inactive area, a comb-shaped gate electrode having a trunk portion formed on the inactive area and gate fingers formed on the active area, source ohmic electrodes and drain ohmic electrodes formed on the active area and alternating with the gate fingers of the comb-shaped gate electrodes, a comb-shaped source lead-out electrode having a trunk portion formed on the inactive area and fingers each connected to one of the source ohmic electrodes and formed on the active area, and a comb-shaped drain lead-out electrode having a trunk portion formed on the inactive area and fingers each connected to one of the drain ohmic electrodes and formed on the active area, edges of the fingers of the comb-shaped source lead-out electrode recede from edges of respective ones of the source ohmic electrodes, or edges of the fingers of the comb-shaped drain lead-out electrode recede from edges of respective ones of the drType: GrantFiled: March 5, 2001Date of Patent: April 23, 2002Assignee: NEC CorporationInventor: Noriaki Mizuhara
-
Publication number: 20020041001Abstract: A semiconductor structure which includes a raised source and a raised drain. The structure also includes a gate located between the source and drains. The gate defines a first gap between the gate and the source and a second gap between the gate and the drain.Type: ApplicationFiled: November 12, 2001Publication date: April 11, 2002Inventors: Fernando Gonzalez, Chandra Mouli
-
Publication number: 20020041002Abstract: A semiconductor structure which includes a raised source and a raised drain. The structure also includes a gate located between the source and drains. The gate defines a first gap between the gate and the source and a second gap between the gate and the drain.Type: ApplicationFiled: November 9, 2001Publication date: April 11, 2002Inventors: Fernando Gonzalez, Chandra Mouli
-
Publication number: 20020036328Abstract: An offset drain Fermi-threshold field effect transistor (Fermi-FET) includes spaced apart source and drain regions in an integrated circuit substrate, and a Fermi-FET channel in the integrated circuit substrate, between the spaced apart source and drain regions. A gate insulating layer is on the integrated circuit substrate between the spaced apart source and drain regions, and a gate electrode is on the gate insulating layer. The gate electrode is closer to the source region than to the drain region. Stated differently, the drain region is spaced farther away from the gate electrode than the source region. The offset drain Fermi-FET can introduce a drift region between the drain region and the Fermi-FET channel that can provide the high voltage and/or high frequency Fermi-FETs, while retaining the Fermi-FET advantages in the channel.Type: ApplicationFiled: November 16, 1998Publication date: March 28, 2002Inventors: WILLIAM R. RICHARDS, JR., MICHAEL W. DENNEN
-
Patent number: 6355948Abstract: There is provided a semiconductor integrated circuit device having a macro cell structure including: a rectangular macro cell region formed on a semiconductor substrate; a first diffusion region having the minimum permissible width, formed apart at least by a minimum inter-diffusion distance from both left and right side ends in upper and lower sides of the macro cell region, and formed in the vicinity of both upper and lower ends of the macro cell region; and a second diffusion region in which a well contact is formed. The first diffusion region is electrically connected with the second diffusion region.Type: GrantFiled: October 6, 1999Date of Patent: March 12, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Takenobu Iwao, Ryuichi Sakano
-
Patent number: 6337504Abstract: An MIS transistor fabricated in a manner that minimizes the occurrence of leak currents and that improves overall transistor performance by minimizing variation in location of the transistor source and drain during fabrication thereof. A gate electrode is first fabricated on a substrate. Next, a thermal oxide layer is formed on a side of the gate electrode. A masking process is then performed with the thermal oxide layer to form a source and a drain. A silicon oxide layer is then deposited over the gate electrode, the source and the drain. An etching process is performed on the silicon oxide to form a side wall oxide film over the thermal oxide layer on the side of the gate electrode and to expose surfaces of the gate electrode, the source and the drain. A metal film is then deposited over the gate electrode, the source and the drain and is heat treated to form a metal silicide film on the exposed surfaces of the gate electrode, the source and the drain.Type: GrantFiled: February 27, 1998Date of Patent: January 8, 2002Assignee: Denso CorporationInventors: Yoshihiko Isobe, Hidetoshi Muramoto, Hisayoshi Ooshima, Masahiro Ogino
-
Patent number: 6323538Abstract: An n-type first single crystal silicon layer is provided as collector region over a silicon substrate with a first insulating film interposed therebetween. A p-type first polysilicon layer is provided as an extension of a base region over the first single crystal silicon layer with a second insulating film interposed therebetween. A p-type second single crystal silicon layer is provided as intrinsic base region on a side of the first single crystal silicon layer, second insulating film and first polysilicon layer. An n-type third single crystal silicon layer is provided as emitter region on a side of the second single crystal silicon layer. And an n-type third polysilicon layer is provided on the first insulating film as extension of an emitter region and is connected to a side of the third single crystal silicon layer.Type: GrantFiled: January 11, 2000Date of Patent: November 27, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takeshi Fukuda, Daisuke Ueda, Kaoru Inoue, Katsunori Nishii, Toshinobu Matsuno
-
Publication number: 20010042890Abstract: A MOSFET structure in which the channel region is contiguous with the semiconductor substrate while the source and drain junctions are substantially isolated from the substrate, includes a dielectric volume formed adjacent and subjacent to portions of the source and drain regions.Type: ApplicationFiled: April 9, 1999Publication date: November 22, 2001Inventor: CHULIN LIANG
-
Patent number: 6317305Abstract: A semiconductor device which protects external circuitry from electrostatic discharges. The device has is connected to one or more power supply lines and to external circuitry through a connection terminal. A ground terminal may be considered as one of the power lines. Electrostatic discharge protection is provided by a field effect transistor having a source region and gate connected to the connection terminal and a drain region connected to one of the power supply lines. For an arrangement for a suppressing voltages which exceed the potential of a positive power supply line, the transistor turns ON when the connection terminal potential becomes about 1 volt above the power supply potential. For an arrangement for suppressing voltages which fall below a negative power supply potential, the transistor turns ON when the connection terminal potential falls about 1 volt below the power supply potential. Otherwise the transistor is OFF.Type: GrantFiled: January 8, 1999Date of Patent: November 13, 2001Assignee: Fujitsu LimitedInventor: Ian Juso Dedic
-
Patent number: 6303957Abstract: A semiconductor capacitance device comprising a first semiconductor capacitive element (30) having a first voltage dependency factor K1 (<0), a second semiconductor capacitive element (32) having a second voltage dependency factor K2 (>0) with a gradient sign inverse to the first voltage dependency factor K1, and wiring layers (24, 28) connecting the first and second capacitive elements either in parallel or in series. The first capacitive element (30) has a first doped polysilicon layer (14) of N-type and a second doped polysilicon layer (18) of N-type placed across an interposed dielectric layer (16). The second capacitive element (32) has the first doped polysilicon layer (14) of N-type and a third doped polysilicon layer (20) of P-type placed across the interposed dielectric layer (16).Type: GrantFiled: May 11, 1999Date of Patent: October 16, 2001Assignee: Seiko Epson CorporationInventor: Yoshihito Ohwa
-
Publication number: 20010022381Abstract: A semiconductor structure which includes a raised source and a raised drain. The structure also includes a gate located between the source and drains. The gate defines a first gap between the gate and the source and a second gap between the gate and the drain.Type: ApplicationFiled: September 1, 1998Publication date: September 20, 2001Applicant: Micron Technology, Inc.Inventors: Fernando Gonzalez , Chandra Mouli
-
Patent number: 6274477Abstract: A method of fabricating a conductive line structure. A first dielectric layer is formed on a substrate. A conductive layer is formed on the first dielectric layer. The conductive layer is patterned to form an opening in the conductive layer. The opening exposes a portion of the first dielectric layer. A conformal stop layer is formed over the substrate. The conformal stop layer is conformal to the conductive layer. An oxide layer is formed in the opening. The oxide layer does not completely fill the opening. A portion of a sidewall of the opening is exposed. A spacer is formed on the exposed sidewall of the opening. The oxide layer is removed. A second dielectric layer is formed over the substrate to fill the opening. A void is formed in the second dielectric layer in the opening.Type: GrantFiled: June 19, 1999Date of Patent: August 14, 2001Assignee: United Microelectronics Corp.Inventor: Gary Hong
-
Patent number: 6255695Abstract: In a field-effect transistor, one of the distance between a gate electrode and a source electrode and the distance between the gate electrode and a drain electrode which one distance is on a side where a signal of a high frequency is applied is made longer than the other distance on a side where a signal of a low frequency is applied.Type: GrantFiled: September 18, 1997Date of Patent: July 3, 2001Assignees: Semiconductor Energy Laboratory Co., Ltd., Sharp Kabushiki KaishaInventors: Yasushi Kubota, Kenichi Katoh, Jun Koyama
-
Semiconductor protective control unit for controlling output transistors connected to inductive load
Publication number: 20010005028Abstract: A protective control unit for controlling a highside-output transistor and a lowside-output transistor connected in series is provided. The highside-output transistor has a first main electrode region connected to a power supply, a second main electrode region and a first control electrode. The lowside-output transistor has a third main electrode region connected to the second main electrode region, a fourth electrode region connected to ground and a second control electrode. And an inductive load is connected to a connecting point between the second and the third electrode regions. The protective control unit of the present invention has a highside-drive circuit. The highside-drive circuit pulls out charges stored in the highside-output transistor, through the first control electrode, during the periods when the highside-output transistor is in the end of reverse conducting state and reverse recovery state.Type: ApplicationFiled: December 26, 2000Publication date: June 28, 2001Applicant: NISSAN MOTOR CO., LTD.Inventors: Yoshio Shimoida, Kraisorn Throngnumchai, Toshiro Karaki -
Patent number: 6239472Abstract: A MOSFET structure having substantially reduced parasitic junction capacitance, relaxed thermal budget constraints and resiliency to hot carrier damage is disclosed. The MOSFET structure includes a gate stack that is disposed over a gate oxide that is in turn disposed over an active region of a substrate. A pair of shallow trenches are defined on either side of the gate stack, and an intrinsic silicon material is disposed within the pair of shallow trenches up to a top surface of the gate stack. The MOSFET structure further includes source and drain implanted impurities that are defined in an upper portion of the intrinsic silicon material. The upper portion is configured to extend down into the intrinsic silicon material to a target diffusion level that is just below the gate oxide of the gate stack.Type: GrantFiled: September 1, 1998Date of Patent: May 29, 2001Assignee: Philips Electronics North America Corp.Inventor: Jayarama N. Shenoy
-
Patent number: 6218694Abstract: In a semiconductor memory device has a first contact region that is provided with a plurality of contacts in the source/drain region on one side of a third interconnect, and a second contact region that is provided with a plurality of contacts in the source/drain region on the other side of the third interconnect. The source region is connected via the contacts of a first contact region to the first interconnect, and the drain region is connected via the contacts of the first contact region to the second interconnect.Type: GrantFiled: June 23, 1999Date of Patent: April 17, 2001Assignee: NEC CorporationInventor: Keishi Araoka
-
Patent number: 6198142Abstract: A novel MOS transistor having minimal junction capacitance in this method of fabrication. According to the present invention, a gate dielectric layer is formed on a first surface of the semiconductor substrate. A gate electrode is then formed on the gate dielectric layer. Next, a pair of recesses are formed in the semiconductor substrate on opposite sides of the gate electrode. A dielectric layer is then formed on the surface of each of the recesses. A Semiconductor material is then deposited into the recesses to form a pair of source/drain regions.Type: GrantFiled: July 31, 1998Date of Patent: March 6, 2001Assignee: Intel CorporationInventors: Robert S. Chau, Chia-Hong Jan, Paul Packan, Mitchell C. Taylor
-
Patent number: 6177692Abstract: There is provided a solid-state image sensor including (a) a photoelectric converter which converts light into electric charges, (b) a transfer section which transfers the electric charges, (c) a floating diffusion layer which converts the transferred electric charges into a voltage, and (d) a multi-staged source follower circuit which amplifies and then outputs the voltage, a distance L2 between a wiring through which drain potential is supplied and a gate electrode in a first-stage MOSFET being longer than the same in second or later MOSFETs. In accordance with the solid-state image sensor, it is possible to reduce a capacity of a gate electrode in a first-stage MOSFET, which ensures high sensitivity even in a solid-state image sensor having small-sized pixels which deal with a small quantity of electric charges.Type: GrantFiled: August 25, 1999Date of Patent: January 23, 2001Assignee: NEC CorporationInventors: Masayuki Furumiya, Keisuke Hatano, Yasutaka Nakashiba
-
Patent number: 6163057Abstract: The invention provides a diffusion region structure in a semiconductor device wherein the diffusion region is applied with alternating voltages in an operation of the semiconductor device. The structure comprises at least one diffusion region being doped with an impurity of a first conductivity type at a first impurity concentration and also being provided in a semiconductor bulk region doped with an impurity of a second conductivity type at a second impurity concentration lower than the first impurity concentration, and at least a diffusion capacitance reduction layer provided under the diffusion region so as to be in contact with a bottom of the diffusion region.Type: GrantFiled: April 23, 1999Date of Patent: December 19, 2000Assignee: NEC CorporationInventor: Ryuichi Okamura
-
Patent number: 6147384Abstract: A method of forming a field effect transistor with source and drain on an insulator includes forming a first void region (11) in the outer surface of a semiconductor body (10) and forming a second void region (11) in the outer surface of a semiconductor body. The first void region is separated from the second void region by a portion of the semiconductor body (10). The method further includes depositing a dielectric material in the first void region to form a first insulating region (16) and depositing a dielectric material in the second void region to form a second insulating region (16). The method further includes planarizing the first and second insulating regions to define a planar surface (17).Type: GrantFiled: August 17, 1999Date of Patent: November 14, 2000Assignee: Texas Instruments IncorporatedInventor: Ih-Chin Chen
-
Patent number: 6143618Abstract: A method for forming a polycide/oxide/polysilicon capacitor on a silicon wafer with improved dielectric stability and reliability is described wherein an in-situ high temperature anneal is applied to the wafer within a CVD reactor immediately prior to the deposition of the silicon oxide capacitor dielectric layer. The in-situ anneal causes sufficient fluorine outgassing of the polycide layer to prevent fluorine degradation of the subsequently deposited oxide capacitor dielectric. The capacitance of the completed capacitor is increased by as much as 10% when compared to a comparable not in-situ anneal conducted prior to the insertion of the wafer into the CVD reactor.Type: GrantFiled: September 18, 1998Date of Patent: November 7, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Hsin-Pai Chen, Ching-Tang Tsai, Tien-Chen Chang, Yung-Haw Liaw
-
Patent number: 6137126Abstract: The capacitance between a gate electrode of a transistor and local interconnect is reduced by employing SiC sidewall spacers on the side surfaces of the gate electrode when forming the source/drain regions with shallow extensions. Embodiments include forming SiC sidewall spacers at a width of about 500 .ANG. to about 800 .ANG. having a dielectric constant of less than about 3.2, depositing a silicon oxide inter-dielectric layer, and forming the local interconnect through the inter-dielectric layer. The resulting composite dielectric constant between the gate electrode and local interconnect is about 4.2 to about 4.7.Type: GrantFiled: August 17, 1999Date of Patent: October 24, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Steven C. Avanzino, Minh Van Ngo, Angela T. Hui, Chun Jiang, Hamid Partovi
-
Patent number: 6127712Abstract: A MOSFET with buried contacts and air-gap gate structure is disclosed. The MOSFET comprises trench isolation regions on a silicon substrate. A poly gate on the active region is formed of a gate dielectric layer and a polysilicon layer, wherein the polysilicon layer is in the midst of a portion of the gate dielectric layer so that there are two unoccupied gate dielectric regions at two sides of polysilicon layer. A first buried contact and second buried contacts are doped polysilicon layer being with respective vertical portions back to back adjacent two terminals of the gate dielectric layer and with respect horizontal portions extended to the trench isolation regions. A CVD oxide layer is formed atop the first buried contact, the poly gate, and the second buried contact to form the air gaps therein. The source/drain regions are underneath the first and second buried contacts, respectively.Type: GrantFiled: July 6, 1999Date of Patent: October 3, 2000Assignee: Texas Instruments--Acer IncorporatedInventor: Shye-Lin Wu
-
Patent number: 6124606Abstract: This invention is related to a radiation imager (e.g. x-ray imager) and method of making same. An insulating material having a low dielectric constant is provided in areas of overlap between collector electrodes and underlying TFTs, diodes, and/or address lines in order to improve the signal-to-noise ratio of the imager. The TFT array and corresponding imager are made in certain embodiments by coating the address lines and TFTs with a photo-imageable insulating layer which acts as a negative resist, exposing portions of the insulating layer with UV light, removing non-exposed areas of the insulating layer so as to form contact vias, and depositing storage capacitor collecting electrodes over the insulating layer so that the collecting electrodes contact TFT source electrodes through the contact vias. The resulting imager has an improved signal-to-noise ratio due to the low dielectric constant of the insulating layer.Type: GrantFiled: January 14, 1998Date of Patent: September 26, 2000Assignee: OIS Optical Imaging Systems, Inc.Inventors: Willem den Boer, John Z. Z. Zhong, Tieer Gu, Young H. Byun, Steven Aggas
-
Patent number: 6111281Abstract: The invention is directed to reducing incidental capacitance associated with a MOS transistor, especially such a transistor as used with a solid-state image-pickup device, without reducing the channel conductance of the MOS transistor. To such end, N.sup.+ -type high-concentration fields are formed near the surface of a P-type well field that in a semiconductor substrate. An N-type low-concentration field is formed between and surrounding the N.sup.+ -type high-concentration fields. A depletion layer is formed by making PN junctions between N.sup.+ -type high-concentration fields and the well field in a reverse-bias state to deplete the perimeter of the N.sup.+ -type high-concentration fields and the entire N-type low-concentration field.Type: GrantFiled: March 6, 1997Date of Patent: August 29, 2000Assignee: Nikon CorporationInventor: Tadao Isogai
-
Patent number: 6107160Abstract: Gate to drain capacitance in a lateral DMOS and vertical DMOS field effect transistor is minimized by providing a conductive shield plate under the gate and between the gate and the drain of the transistor. In operation, the shield plate is preferably connected to a DC voltage potential and coupled to AC ground for RF power applications. The shield plate is readily fabricated in a conventional polysilicon gate process by adding one additional polysilicon deposition (or other suitable material), one additional mask, and one additional etch step. The shield plate can include a raised portion which provides lateral capacitive isolation between the gate and the drain. Alternatively, a shield contact can be provided above the shield plate and between the gate and drain to provide lateral isolation.Type: GrantFiled: April 22, 1998Date of Patent: August 22, 2000Assignee: Spectrian CorporationInventors: Francois Hebert, Daniel Ng
-
Patent number: 6104094Abstract: A pad for input/output signals is formed on a first conductive type insulated island region interposing an insulating film therebetween. The insulated island region is electrically insulated and isolated from other semiconductor regions in a semiconductor substrate. A fixed potential is provided to the insulated island region through an n.sup.+ -type layer and an electrode. As a result, it is possible to prevent noise superimposed on the input/output signals from interfering in the operation of the other semiconductor regions, and to prevent noise produced in the other semiconductor regions from being superimposed on the input/output signals.Type: GrantFiled: March 17, 1998Date of Patent: August 15, 2000Assignee: Denso CorporationInventors: Hiroyuki Ban, Fukuo Ishikawa
-
Patent number: 6091118Abstract: A semiconductor device and process for manufacture thereof is disclosed in which a gate electrode with reduced overlap capacitance is formed by forming a gate electrode on a surface of a semiconductor and doping edge portions of the gate electrode with a first doping which effectively reduces the conductivity of the edge portions of the gate electrode. The conductivity of the gate electrode may be reduced at the edge portions by doping the edge portions with a dopant which inhibits the doping of the gate electrode or with a dopant which has a different conductivity type than the gate electrode dopant.Type: GrantFiled: June 24, 1998Date of Patent: July 18, 2000Assignee: Advanced Micro Devices, Inc.Inventor: Michael Duane
-
Patent number: 6081022Abstract: An interconnect structure includes in a first layer a clock line and a ground line running substantially parallel to the clock line, and a plurality of conductive regions lying in a second layer parallel to the first layer. The ground line is coupled to a source of ground potential. The conductive regions are aligned with the clock line and are disposed around a signal line routed in the second layer across the clock line. The conductive regions are electrically connected to the ground line, thereby forming a shield for the clock line that helps prevent clock signals propagated on the clock line from electromagnetically coupling with other signal lines. In one embodiment, a clock distribution network includes conductive regions (501, 503, 505 . . . ) in the metal layer below the clock line layer and two parallel ground lines (201, 203) in the same metal layer as the clock line (101). The conductive regions (501, 503, 505 . . .Type: GrantFiled: May 24, 1999Date of Patent: June 27, 2000Assignee: Sun Microsystems, Inc.Inventors: Sundari S. Mitra, Aleksandar Pance
-
Patent number: 6078086Abstract: A MOSFET includes a semiconductor substrate of a first conductivity type including a field region and an active region; a gate insulating film on a portion of the active region, the gate insulating film having two edge parts and a mid-part, the two edge parts being thicker than the mid-part; a gate electrode on the gate insulating film; sidewall spacers on the sides of the gate electrode and the gate insulating film; heavily doped regions of a second conductivity type in the semiconductor substrate under the two edge parts of the gate insulating film; normally doped regions of the second conductivity type in the semiconductor substrate on both sides of the gate insulating film; lightly doped regions of the second conductivity type in the semiconductor substrate on the sides of the sidewall spacers; and doped regions of the first conductivity type below the normally doped region of the second conductivity type under the sidewall spacers.Type: GrantFiled: April 1, 1998Date of Patent: June 20, 2000Assignee: LG Semicon Co., Ltd.Inventor: Soon Duk Park
-
Patent number: 6051861Abstract: A semiconductor device and a method of producing the same are disclosed. Cavities intervene between a gate electrode and a source and a drain region for reducing a capacitance. The cavities successfully reduce a fringe capacitance between the gate electrode and the source and drain regions. The side walls are lower in height than the gate electrode, so that the electrode protrudes upward over the top of the side walls. Insulation films are etched back in order to expose the surfaces of the gate electrode and source and drain electrodes. Thereafter, silicide is formed on the gate electrode and a substrate. This allows the gate electrode and source and drain electrodes to be wired via the silicide and thereby reduces the resistance of the device.Type: GrantFiled: March 7, 1997Date of Patent: April 18, 2000Assignee: NEC CorporationInventor: Mitsuhiro Togo