With Specified Electrode Composition Or Configuration Patents (Class 257/4)
-
Patent number: 11980111Abstract: A phase change memory bridge cell comprising a dielectric layer located on top of a at least one electrode, wherein a trench is located in the dielectric layer. A first liner located at the bottom of the trench in the dielectric layer and the first liner is located on the sidewalls of the dielectric layer that forms the sidewalls of the trench. A phase change memory material located on top of the first liner, wherein a top surface of the phase change memory material is aligned with a top surface of the dielectric layer, wherein the dielectric layer is located adjacent to and surrounding the vertical sidewalls of the phase change memory material, wherein a top surface of the phase change memory material is flush with a top surface of the dielectric layer.Type: GrantFiled: September 8, 2021Date of Patent: May 7, 2024Assignee: International Business Machines CorporationInventors: Injo Ok, Andrew Herbert Simon, Kevin W. Brew, Muthumanickam Sankarapandian, Steven Michael McDermott, Nicole Saulnier
-
Patent number: 11972796Abstract: A memory device according to an embodiment includes a first interconnect, a second interconnect, a first variable resistance member, a third interconnect, a second variable resistance member, a fourth interconnect, a fifth interconnect and a third variable resistance member. The first interconnect, the third interconnect and the fourth interconnect extend in a first direction. The second interconnect and the fifth interconnect extend in a second direction crossing the first direction. The first variable resistance member is connected between the first interconnect and the second interconnect. The second variable resistance member is connected between the second interconnect and the third interconnect. The third variable resistance member is connected between the fourth interconnect and the fifth interconnect. The fourth interconnect is insulated from the third interconnect.Type: GrantFiled: October 5, 2022Date of Patent: April 30, 2024Assignee: KIOXIA CORPORATIONInventors: Kikuko Sugimae, Yusuke Arayashiki
-
Patent number: 11963371Abstract: A certain embodiment includes: first wiring layers extended in a first direction and arranged in a second direction; second wiring layers provided above the first wiring layer of a third direction and arranged in the first direction and extended in the second direction; first stacked structures comprising a first memory cell disposed between the second and first wiring layers at a crossing portion between the second and first wiring layers; first conductive layers provided in the same layer as the first wiring layers, adjacent to the first wiring layer in the second direction, and not connected to other than the second wiring layer; second stacked structures disposed at crossing portions between the second wiring layers and the first conductive layers; and an insulation layer provided between the first stacked structures and between the second stacked structures having a Young's modulus larger than that of the insulation layer.Type: GrantFiled: March 16, 2021Date of Patent: April 16, 2024Assignee: Kioxia CorporationInventor: Kotaro Noda
-
Patent number: 11963468Abstract: In some embodiments, the present disclosure relates to an integrated chip. The integrated chip includes a bottom electrode disposed over one or more interconnects and a diffusion barrier layer on the bottom electrode. The diffusion barrier layer has an inner upper surface that is arranged laterally between and vertically below an outer upper surface of the diffusion barrier film. The outer upper surface wraps around the inner upper surface in a top-view of the diffusion barrier layer. A data storage structure is separated from the bottom electrode by the diffusion barrier layer. A top electrode is arranged over the data storage structure.Type: GrantFiled: July 27, 2022Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hai-Dang Trinh, Chii-Ming Wu, Hsing-Lien Lin, Fa-Shen Jiang
-
Patent number: 11963368Abstract: A memory includes: a dielectric fin formed over a substrate; and a pair of memory cells disposed along respective sidewalls of the dielectric fin, each of the pair of memory cells comprising: a first conductor layer; a selector layer; a resistive material layer; and a second conductor layer, wherein the first conductor layer, selector layer, resistive material layer, and second conductor layer each includes upper and lower boundaries, and at least one of the upper and lower boundaries is tilted away from one of the sidewalls of the dielectric fin by an angle.Type: GrantFiled: May 25, 2021Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chun-Chieh Mo, Shih-Chi Kuo, Tsai-Hao Hung
-
Patent number: 11955152Abstract: A semiconductor device includes a bottom electrode contact disposed over one or more of a plurality of conductive lines, magnetoresistive random access memory (MRAM) pillars constructed over the bottom electrode contact, an encapsulation layer section disposed between a pair of the MRAM pillars such that an aspect ratio of a tight pitch gap between the pair of the MRAM pillars is reduced, and a dielectric disposed within the encapsulation layer section, wherein the dielectric fills an entirety of a space defined within the encapsulation layer section. The MRAM pillars have a generally rectangular-shaped or cone-shaped configuration and the encapsulation layer section has a generally U-shaped or V-shaped configuration.Type: GrantFiled: December 3, 2021Date of Patent: April 9, 2024Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ashim Dutta, Chih-Chao Yang, Theodorus E. Standaert, Daniel Charles Edelstein
-
Patent number: 11950518Abstract: A phase-change memory device and method of manufacturing the same, the memory device including: a substrate; a bottom electrode disposed over the substrate; a top electrode disposed over the bottom electrode; and a phase-change layer disposed between the top and bottom electrodes. The phase change layer includes a chalcogenide Ge—Sb—Te (GST) material that includes at least 30 at % Ge and that is doped with a dopant including N, Si, Sc, Ga, C, or any combination thereof.Type: GrantFiled: May 27, 2022Date of Patent: April 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventor: Jau-Yi Wu
-
Patent number: 11948637Abstract: A semiconductor memory cell and arrays of memory cells are provided In at least one embodiment, a memory cell includes a substrate having a top surface, the substrate having a first conductivity type selected from a p-type conductivity type and an n-type conductivity type; a first region having a second conductivity type selected from the p-type and n-type conductivity types, the second conductivity type being different from the first conductivity type, the first region being formed in the substrate and exposed at the top surface; a second region having the second conductivity type, the second region being formed in the substrate, spaced apart from the first region and exposed at the top surface; a buried layer in the substrate below the first and second regions, spaced apart from the first and second regions and having the second conductivity type; a body region formed between the first and second regions and the buried layer, the body region having the first conductivity type; a gate positioned between theType: GrantFiled: December 23, 2022Date of Patent: April 2, 2024Assignee: Zeno Semiconductor, Inc.Inventor: Yuniarto Widjaja
-
Patent number: 11950433Abstract: A memory device includes: a first conductor extending in parallel with a first axis; a first selector material comprising a first portion that extends along a first sidewall of the first conductor; a second selector material comprising a first portion that extends along the first sidewall of the first conductor; a first variable resistive material comprising a portion that extends along the first sidewall of the first conductor; and a second conductor extending in parallel with a second axis substantially perpendicular to the first axis, wherein the first portion of the first selector material, the first portion of the second selector material, and the portion of the first variable resistive material are arranged along a first direction in parallel with a third axis substantially perpendicular to the first axis and second axis.Type: GrantFiled: August 9, 2022Date of Patent: April 2, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jheng-Hong Jiang, Cheung Cheng, Chia-Wei Liu
-
Patent number: 11950517Abstract: A three-dimensional semiconductor memory device may include a first conductive line extending in a first direction, a second conductive line extending in a second direction crossing the first direction, a cell stack at an intersection of the first and second conductive lines, and a gapfill insulating pattern covering a side surface of the cell stack. The cell stack may include first, second, and third electrodes sequentially stacked, a switching pattern between the first and second electrodes, and a variable resistance pattern between the second and third electrodes. A top surface of the gapfill insulating pattern may be located between top and bottom surfaces of the third electrode.Type: GrantFiled: January 7, 2021Date of Patent: April 2, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Ilmok Park, Kyusul Park, Daehwan Kang
-
Patent number: 11942168Abstract: An IC structure includes a first active area including a first plurality of fin structures extending in a first direction, a second active area including a second plurality of fin structures extending in the first direction, an electrical fuse (eFuse) extending in the first direction between the first and second active areas and electrically connected to each of the first and second pluralities of fin structures, a first plurality of gate structures extending over the first active area perpendicular to the first direction, a second plurality of gate structures extending over the second active area in the second direction, a first signal line extending in the first direction adjacent to the first active area and electrically connected to the first plurality of gate structures, and a second signal line extending in the first direction adjacent to the second active area and electrically connected to the second plurality of gate structures.Type: GrantFiled: April 3, 2023Date of Patent: March 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Sheng Chang, Yao-Jen Yang
-
Patent number: 11930724Abstract: A phase change memory (PCM) cell includes an electrode, a heater electrically connected to the electrode, a PCM material electrically connected to the heater, a second electrode electrically connected to the PCM material, an electrical insulator surrounding the PCM material, and a shield positioned between the PCM material and the electrical insulator, the shield comprising a reactive-ion-etching-resistant material.Type: GrantFiled: August 20, 2021Date of Patent: March 12, 2024Assignee: International Business Machines CorporationInventors: Injo Ok, Nicole Saulnier, Muthumanickam Sankarapandian, Andrew Herbert Simon, Steven Michael McDermott, Iqbal Rashid Saraf
-
Patent number: 11925036Abstract: An example three-dimensional (3-D) memory array includes a substrate material including a plurality of conductive contacts arranged in a staggered pattern and a plurality of planes of a conductive material separated from one another by a first insulation material formed on the substrate material. Each of the plurality of planes of the conductive material includes a plurality of recesses formed therein. A second insulation material is formed in a serpentine shape through the insulation material and the conductive material. A plurality of conductive pillars are arranged to extend substantially perpendicular to the plurality of planes of the conductive material and the substrate and each respective conductive pillar is coupled to a different respective one of the conductive contacts. A chalcogenide material is formed in the plurality of recesses such that the chalcogenide material in each respective recess is formed partially around one of the plurality of conductive pillars.Type: GrantFiled: September 13, 2021Date of Patent: March 5, 2024Assignee: Micron Technology, Inc.Inventors: Paolo Fantini, Lorenzo Fratin
-
Patent number: 11923006Abstract: A selective non-volatile memory device includes a first electrode, a second electrode and at least one layer made of an active material. The device has at least two programmable memory states associated with two voltage thresholds and also provides a selective role when it is in a highly resistive state.Type: GrantFiled: November 2, 2020Date of Patent: March 5, 2024Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Gabriele Navarro, Anthonin Verdy
-
Patent number: 11917824Abstract: A semiconductor storage device of an embodiment includes: a plurality of columnar bodies that penetrate a predetermined film; and a beam that reaches a predetermined depth of the predetermined film shallower than depths of the plurality of columnar bodies and couples the plurality of columnar bodies together with a width smaller than widths of the plurality of columnar bodies.Type: GrantFiled: March 12, 2021Date of Patent: February 27, 2024Assignee: Kioxia CorporationInventor: Takahiro Adachi
-
Patent number: 11887821Abstract: An edge ring includes a first member made of a first material and having a contact surface with plasma generated inside the processing container, and a second member made of a second material having Young's modulus lower than that of the first material. The second member is provided on a side opposite to the contact surface of the first member such that a combined structure of the first member and the second member surrounds a periphery of a substrate placed on a stage inside a processing container of a plasma processing apparatus.Type: GrantFiled: August 21, 2020Date of Patent: January 30, 2024Assignee: TOKYO ELECTRON LIMITEDInventor: Masato Kon
-
Patent number: 11889686Abstract: Aspects of the disclosure provide a method for fabricating semiconductor device. The method includes characterizing an etch process that is used to etch channel holes and dummy channel holes in a stack of alternating sacrificial gate layers and insulating layers upon a substrate of a semiconductor device. The channel holes are in a core region and the dummy channel holes are in a staircase region. The stack of alternating sacrificial gate layers and insulating layers extend from the core region into in the staircase region of a stair-step form. The method further includes determining a first shape for defining the dummy channel holes in a layout based on the characterization of the etch process. The first shape is different from a second shape for defining the channel holes.Type: GrantFiled: September 7, 2021Date of Patent: January 30, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Miao Shen, Li Hong Xiao, Yushi Hu, Qian Tao, Mei Lan Guo, Yong Zhang, Jian Hua Sun
-
Patent number: 11882769Abstract: A magnetoresistive random access memory (MRAM) structure is provided in the present invention, including multiple MRAM cells, and an atomic layer deposition dielectric layer between and at outer sides of the MRAM cells, wherein the material of top electrode layer is titanium nitride, and the nitrogen percentage is greater than titanium percentage and further greater than oxygen percentage in the titanium nitride, and the nitrogen percentage gradually increases inward from the top surface of top electrode layer to a depth and then start to gradually decrease to a first level and then remains constant, and the titanium percentage gradually decreases inward from the top surface of top electrode layer to the depth and then start to gradually increase to a second level and then remains constant.Type: GrantFiled: April 25, 2021Date of Patent: January 23, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Bo-Yun Huang, Wen-Wen Zhang, Kun-Chen Ho
-
Patent number: 11882774Abstract: Methods, systems, and devices for a low resistance crosspoint architecture are described. A manufacturing system may deposit a thermal barrier material, followed by a first layer of a first conductive material, on a layered assembly including a patterned layer of electrode materials and a patterned layer of a memory material. The manufacturing system may etch a first area of the layered assembly to form a gap in the first layer of the first conductive material, the thermal barrier material, the patterned layer of the memory material, and the patterned layer of electrode materials. The manufacturing system may deposit a second conductive material to form a conductive via in the gap, where the conductive via extends to a height within the layered assembly that is above the thermal barrier material.Type: GrantFiled: September 7, 2021Date of Patent: January 23, 2024Assignee: Micron Technology, Inc.Inventors: Rajasekhar Venigalla, Patrick M. Flynn, Josiah Jebaraj Johnley Muthuraj, Efe Sinan Ege, Kevin Lee Baker, Tao Nguyen, Davis Weymann
-
Patent number: 11877445Abstract: Some embodiments include an integrated assembly having a CMOS region. Fins extend across the CMOS region and are on a first pitch. A circuit arrangement is associated with the CMOS region and includes segments of one or more of the fins. The circuit arrangement has a first dimension along a first direction. A second region is proximate the CMOS region. Conductive structures are associated with the second region. The conductive structures extend along a second direction different than the first direction. Some of the conductive structures are electrically coupled with the circuit arrangement. The conductive structures are on a second pitch different from the first pitch. A second dimension is a distance across said some of the conductive structures along the first direction, and the second dimension is substantially the same as the first dimension.Type: GrantFiled: January 15, 2021Date of Patent: January 16, 2024Assignee: Micron Technology, Inc.Inventors: Sangmin Hwang, Kyuseok Lee, Christopher G. Wieduwilt
-
Patent number: 11871685Abstract: A RRAM device includes a bottom electrode, a resistive material layer, a high work function layer, a top electrode, a hard mask and high work function sidewall parts. The bottom electrode, the resistive material layer, the high work function layer, the top electrode and the hard mask are sequentially stacked on a substrate. The high work function sidewall parts cover sidewalls of the top electrode and sidewalls of the hard mask, thereby constituting a RRAM cell. A method of forming said RRAM device is also provided.Type: GrantFiled: July 19, 2021Date of Patent: January 9, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Patent number: 11864477Abstract: Provided are a memory cell and a method of forming the same. The memory cell includes a bottom electrode, a top electrode, and a storage element layer. The storage element layer is disposed between the bottom and top electrodes. The storage element layer has a first inclined sidewall, the top electrode has a second inclined sidewall, and an angle of the first inclined sidewall is greater than an angle of the second inclined sidewall. A semiconductor device having the memory cell is also provided.Type: GrantFiled: April 27, 2022Date of Patent: January 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chao Lin, Tung-Ying Lee
-
Patent number: 11862215Abstract: Systems, methods, and apparatus related to spike current suppression in a memory array. In one approach, a memory device includes a memory array having a cross-point memory architecture. The memory array has access lines (e.g., word lines and/or bit lines) configured to access memory cells of the memory array. Each access line is formed of a conductive material (e.g., tungsten). The access line includes one or more resistive layers (e.g., tungsten silicon nitride) each having a resistivity greater than the resistivity of the conductive material used to form the access line. The resistive layers are formed overlying or underlying at least a portion of the memory cells. A driver is electrically connected to the access line using a via. The driver generates a voltage on the access line to access the memory cells.Type: GrantFiled: August 27, 2021Date of Patent: January 2, 2024Assignee: Micron Technology, Inc.Inventors: Sateesh Talasila, Chandrasekhar Mandalapu, Robert Douglas Cassel, Sundaravadivel Rajarajan, Iniyan Soundappa Elango, Srivatsan Venkatesan
-
Patent number: 11856876Abstract: Semiconductor devices and methods of manufacturing the same are provided in which memory cells are manufactured with a double sided word line structure. In embodiments a first word line is located on a first side of the memory cells and a second word line is located on a second side of the memory cells opposite the first side.Type: GrantFiled: May 27, 2021Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tung-Ying Lee, Shao-Ming Yu, Cheng-Chun Chang
-
Patent number: 11837664Abstract: The disclosed technology generally relates to ferroelectric materials and semiconductor devices, and more particularly to semiconductor memory devices incorporating doped polar materials. In one aspect, a semiconductor device comprises a capacitor, which in turn comprises a polar layer comprising a crystalline base polar material doped with a dopant. The base polar material includes one or more metal elements and one or both of oxygen or nitrogen, wherein the dopant comprises a metal element that is different from the one or more metal elements and is present at a concentration such that a ferroelectric switching voltage of the capacitor is different from that of the capacitor having the base polar material without being doped with the dopant by more than about 100 mV.Type: GrantFiled: October 10, 2022Date of Patent: December 5, 2023Assignee: Kepler Computing Inc.Inventors: Ramesh Ramamoorthy, Sasikanth Manipatruni, Gaurav Thareja
-
Patent number: 11825755Abstract: The present invention relates to a non-volatile memory device and a method of fabricating the same. The non-volatile memory device according to an embodiment of the present invention comprises a first electrode; a second electrode; a first oxide layer disposed between the first electrode and the second electrode, and having a reversible filament formed therein; and an oxygen reservoir layer disposed between the first oxide layer and the second electrode, and absorbing oxygens of the first oxide layer to form oxygen vacancy constituting the reversible filament in the first oxide layer. The concentration of the oxygen vacancy may increase from the first oxide layer toward the oxygen reservoir layer.Type: GrantFiled: April 8, 2022Date of Patent: November 21, 2023Assignees: SK hynix Inc., UIF (University Industry Foundation), Yonsei UniversityInventors: Woo Young Park, Hyunchul Sohn, Jinyeol Lee, Taeho Kim
-
Patent number: 11800818Abstract: A method for forming a memory device is provided. The method including forming a memory cell stack over a substrate. The memory cell stack includes a bottom metal layer, a top metal layer, and a data storage layer disposed between the bottom metal layer and the top metal layer. The memory cell stack is patterned such that sidewalls of the data storage layer, sidewalls of the top metal layer, and sidewalls of the bottom metal layer are substantially aligned and are slanted at a non-zero angle. A top electrode is formed over the top metal layer.Type: GrantFiled: July 9, 2021Date of Patent: October 24, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chung-Yen Chou
-
Patent number: 11793091Abstract: The invention provides a semiconductor structure, the semiconductor structure includes a substrate, a resistance random access memory on the substrate, an upper electrode, a lower electrode and a resistance conversion layer between the upper electrode and the lower electrode, and a cap layer covering the outer side of the resistance random access memory, the cap layer has an upper half and a lower half, and the upper half and the lower half contain different stresses.Type: GrantFiled: December 7, 2020Date of Patent: October 17, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Shih-Wei Su, Da-Jun Lin, Chih-Wei Chang, Bin-Siang Tsai, Ting-An Chien
-
Patent number: 11793002Abstract: A resistive memory device includes a magnetic tunnel junction structure. The magnetic tunnel junction structure includes a free magnetic layer. The free magnetic layer includes a magnetic material configurable to host topological spin textures to tune a conductance state of the resistive memory device.Type: GrantFiled: May 5, 2021Date of Patent: October 17, 2023Assignee: International Business Machines CorporationInventors: Seonghoon Woo, Seyoung Kim, Mingu Kang
-
Patent number: 11778931Abstract: Some embodiments relate to a method for forming an integrated chip. The method includes forming a bottom electrode over a substrate. A data storage layer is formed on the bottom electrode. A diffusion barrier layer is formed over the data storage layer. The diffusion barrier layer has a first diffusion activation temperature. A top electrode is formed over the diffusion barrier layer. The top electrode has a second diffusion activation temperature less than the first diffusion activation temperature.Type: GrantFiled: July 20, 2022Date of Patent: October 3, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Albert Zhong, Cheng-Yuan Tsai, Hai-Dang Trinh, Shing-Chyang Pan
-
Patent number: 11778930Abstract: A manufacturing method of a resistive memory device includes the following steps. A first electrode is formed. A first metal oxide layer is formed on the first electrode, and the first metal oxide layer includes first metal atoms. A multilayer insulator structure is formed on the first metal oxide layer. A second metal oxide layer is formed on the multilayer insulator structure. The second metal oxide layer includes second metal atoms, the multilayer insulator structure includes third metal atoms, and each of the third metal atoms is identical to each of the second metal atoms. A second electrode is formed on the second metal oxide layer. The multilayer insulator structure is disposed between the first metal oxide layer and the second metal oxide layer in a vertical direction, and an atomic percent of the third metal atoms in the multilayer insulator structure changes in the vertical direction.Type: GrantFiled: January 17, 2022Date of Patent: October 3, 2023Assignee: United Semiconductor (Xiamen) Co., Ltd.Inventors: Yuheng Liu, Yunfei Fu, Chih-Chien Huang, Kuo Liang Huang, Wen Yi Tan
-
Patent number: 11770985Abstract: Provided is a resistive random access memory (RRAM) including a first electrode layer and a second electrode layer disposed opposite to each other, a variable resistance layer located between the first electrode layer and the second electrode layer, an oxygen exchange layer located between the variable resistance layer and the second electrode layer, a conductive layer laterally surrounding a sidewall of the oxygen exchange layer, a first barrier layer located between the conductive layer and the oxygen exchange layer and between the oxygen exchange layer and the variable resistance layer, and a second barrier layer located between the conductive layer and the second electrode layer and between the second electrode layer and the oxygen exchange layer.Type: GrantFiled: September 21, 2020Date of Patent: September 26, 2023Assignee: Winbond Electronics Corp.Inventors: Po-Yen Hsu, Bo-Lun Wu, Shih-Ning Tsai
-
Patent number: 11758830Abstract: A semiconductor device structure is provided. The structure includes a semiconductor substrate and a data storage element over the semiconductor substrate. The structure also includes an ion diffusion barrier element over the data storage element and a protective element extending along a sidewall of the ion diffusion barrier element. A bottom surface of the protective element is between a top surface of the data storage element and a bottom surface of the data storage element. The structure further includes a first electrode electrically connected to the data storage element and a second electrode electrically connected to the data storage element.Type: GrantFiled: May 19, 2021Date of Patent: September 12, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hai-Dang Trinh, Hsing-Lien Lin, Cheng-Yuan Tsai
-
Patent number: 11737286Abstract: A selector device includes a first electrode composed of a first metal having a first work function. A second electrode is composed of a second metal having a second work function. A selector layer is disposed between the first and second electrodes and is composed of a dielectric material having a conduction band and a valence band defining a band gap of at least 5 electron volts. Dopant atoms are disposed in the selector layer to form a sub-conduction band that is below the conduction band and above the work functions. When a threshold voltage is applied across the first and second electrodes, and a magnitude of the threshold voltage exceeds an energy difference between the sub-conduction band and the work functions, but does not exceed an energy difference between the conduction band and the work functions, an on-current will conduct through the selector layer.Type: GrantFiled: September 23, 2019Date of Patent: August 22, 2023Assignee: THE RESEARCH FOUNDATION FOR THE STATE UNIVERSITY OF NEW YORKInventors: Karsten Beckmann, Nathaniel Cady
-
Patent number: 11729999Abstract: Methods, systems, and devices for a capacitive pillar architecture for a memory array are described. An access line within a memory array may be, include, or be coupled with a pillar. The pillar may include an exterior electrode, such as a hollow exterior electrode, surrounding an inner dielectric material that may further surround an interior, core electrode. The interior electrode may be maintained at a voltage level during at least a portion of an access operation for a memory cell coupled with the pillar. Such a pillar structure may increase a capacitance of the pillar, for example, based on a capacitive coupling between the interior and exterior electrodes. The increased capacitance may provide benefits associated with operating the memory array, such as increased memory cell programming speed, programming reliability, and read disturb immunity.Type: GrantFiled: May 3, 2022Date of Patent: August 15, 2023Assignee: Micron Technology, Inc.Inventors: Innocenzo Tortorelli, Fabio Pellizzer
-
Patent number: 11723206Abstract: A semiconductor memory device and methods of manufacturing and operating the same are set forth. The semiconductor memory device includes a stack structure including a plurality of interlayer insulating layers and a plurality of gate electrodes, which may be alternately stacked on a substrate, and a plurality of channel structures penetrating the stack structure in a vertical direction. Each of the plurality of channel structures includes a channel layer, a tunnel insulating layer, an emission preventing layer, and a charge storage layer, each of which vertically extends toward the substrate.Type: GrantFiled: August 30, 2022Date of Patent: August 8, 2023Assignee: SK hynix Inc.Inventors: Dong Uk Lee, Hae Chang Yang
-
Patent number: 11723289Abstract: A variable resistance memory device includes a variable resistance layer, a first conductive element, and a second conductive element. The variable resistance layer includes a first layer including a first material and a second layer on the first layer and the second layer including a second material. The second material has a different valence than a valence of the first material. The first conductive element and the second conductive element are on the variable resistance layer and separated from each other to form an electric current path in the variable resistance layer in a direction perpendicular to a direction in which the first layer and the second layer are stacked.Type: GrantFiled: May 15, 2020Date of Patent: August 8, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Seyun Kim, Jinhong Kim, Soichiro Mizusaki, Jungho Yoon, Youngjin Cho
-
Patent number: 11723290Abstract: A semiconductor device includes a stack structure on a substrate, the stack structure including alternating gate electrodes and insulating layers stacked along a first direction, a vertical opening through the stack structure along the first direction, the vertical opening including a channel structure having a semiconductor layer on an inner sidewall of the vertical opening, and a variable resistive material on the semiconductor layer, a vacancy concentration in the variable resistive material varies along its width to have a higher concentration closer to a center of the channel structure than to the semiconductor layer, and an impurity region on the substrate, the semiconductor layer contacting the impurity region at a bottom of the channel structure.Type: GrantFiled: October 29, 2021Date of Patent: August 8, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung Hwan Lee, Yong Seok Kim, Tae Hun Kim, Seok Han Park, Satoru Yamada, Jae Ho Hong
-
Patent number: 11723292Abstract: The present disclosure, in some embodiments, relates to a memory device. The memory device includes a dielectric protection layer having sidewalls defining an opening over a conductive interconnect within an inter-level dielectric (ILD) layer. A bottom electrode structure extends from within the opening to directly over the dielectric protection layer. A variable resistance layer is over the bottom electrode structure and a top electrode is over the variable resistance layer. A top electrode via is disposed on the top electrode and directly over the dielectric protection layer.Type: GrantFiled: June 24, 2020Date of Patent: August 8, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Yang Chang, Wen-Ting Chu, Kuo-Chi Tu, Yu-Wen Liao, Hsia-Wei Chen, Chin-Chieh Yang, Sheng-Hung Shih, Wen-Chun You
-
Patent number: 11716067Abstract: Circuits and methods that provide wider bandwidth and smaller IM inductances for phase change material (PCM) based RF switch networks. The present invention recognizes that it is beneficial to consider the total high parasitic capacitance to ground of the various PCM switches in an RF switch network as constituting two or more separate capacitive contributions. This leads to several “split capacitance” concepts, including signal-path splitting, switch-block splitting, stacked-switch splitting, and splitting parasitic capacitances due to layout discontinuities, in which compensating impedance matching inductances are inserted between additive capacitances.Type: GrantFiled: September 23, 2021Date of Patent: August 1, 2023Assignee: pSemi CorporationInventor: Jean-Luc Erb
-
Patent number: 11707001Abstract: A phase change resistive memory includes an upper electrode; a lower electrode; a layer made of an active material, called an active layer; the memory passing from a highly resistive state to a weakly resistive state by application of a voltage or a current between the upper electrode and the lower electrode and wherein the material of the active layer is a ternary composed of germanium Ge, tellurium Te and antimony Sb, the ternary including between 60 and 66% of antimony Sb.Type: GrantFiled: January 27, 2020Date of Patent: July 18, 2023Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventor: Gabriele Navarro
-
Patent number: 11705367Abstract: A method of forming a microelectronic device comprises forming line structures comprising conductive material and insulative material overlying the conductive material, the line structures separated from one another by trenches. An isolation material is formed on surfaces of the line structures inside and outside of the trenches, the isolation material only partially filling the trenches to form air gaps interposed between the line structures. Openings are formed to extend through the isolation material and expose portions of the insulative material of the line structures. The exposed portions of the insulative material of the line structures are removed to form extended openings extending to the conductive material of the line structures. Conductive contact structures are formed within the extended openings. Conductive pad structures are formed on the conductive contact structures. Additional methods, microelectronic devices, memory devices, and electronic systems are also described.Type: GrantFiled: June 18, 2020Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventor: Kunal R. Parekh
-
Patent number: 11704055Abstract: A storage device and a method for operating the storage device efficiently manage the data stored in an internal memory and the parity for the data in a storage device.Type: GrantFiled: July 12, 2019Date of Patent: July 18, 2023Assignee: SK hynix Inc.Inventor: Dong-Sop Lee
-
Patent number: 11683937Abstract: Methods, systems, and devices for on-die formation of single-crystal semiconductor structures are described. In some examples, a layer of semiconductor material may be deposited above one or more decks of memory cells and divided into a set of patches. A respective crystalline arrangement of each patch may be formed based on nearly or partially melting the semiconductor material, such that nucleation sites remain in the semiconductor material, from which respective crystalline arrangements may grow. Channel portions of transistors may be formed at least in part by doping regions of the crystalline arrangements of the semiconductor material. Accordingly, operation of the memory cells may be supported by lower circuitry (e.g., formed at least in part by doped portions of a crystalline semiconductor substrate), and upper circuitry (e.g., formed at least in part by doped portions of a semiconductor deposited over the memory cells and formed with a crystalline arrangement in-situ).Type: GrantFiled: August 9, 2021Date of Patent: June 20, 2023Assignee: Micron Technology, Inc.Inventors: Jeffery Brandt Hull, Anish A. Khandekar, Hung-Wei Liu, Sameer Chhajed
-
Patent number: 11672130Abstract: A semiconductor device and a method of forming the same are provided. The semiconductor device including a first conductive line on a substrate, memory cell structures stacked on the first conductive line, a second conductive line between the memory cell structures; and a third conductive line on the memory cell structures may be provided. Each of the plurality of memory cell structures includes a data storage material pattern, a switching material pattern, and a plurality of electrode patterns, at least one of the electrode patterns includes at least one of carbon material layer or a carbon-containing material layer, and the at least one of the electrode patterns includes a first region doped with a nitrogen and a second region that is not doped with the nitrogen, or is doped with the nitrogen at a first concentration lower than a second concentration of the nitrogen in the first region.Type: GrantFiled: September 25, 2020Date of Patent: June 6, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jonguk Kim, Dongsung Choi, Kwangmin Park, Jaeho Jung
-
Patent number: 11659779Abstract: Various embodiments may provide a memory cell. The memory cell may include an active electrode including an active electrode material. The memory cell may also include a first noble electrode contact with the active electrode, the first noble electrode being a patterned electrode including a noble electrode material. The memory cell may further include a resistive switching layer in contact with the active electrode and the first noble electrode. The memory cell may additionally include a second noble electrode including a noble electrode material, the second noble electrode in contact with the resistive switching layer.Type: GrantFiled: March 8, 2019Date of Patent: May 23, 2023Assignees: Agency for Science, Technology and Research, National University of SingaporeInventors: Wen Xiao, Wendong Song, Jun Ding, Ernult Franck Gerard
-
Patent number: 11653580Abstract: Disclosed is a resistive random access memory (RRAM). The RRAM includes a bottom electrode made of tungsten and a switching layer made of hafnium oxide disposed above the bottom electrode, wherein the switching layer includes a filament and one or more lateral regions including a doping material that are between a top region and a bottom region of the switching layer. The RRAM further includes a top electrode disposed above the switching layer.Type: GrantFiled: April 14, 2021Date of Patent: May 16, 2023Assignee: Hefei Reliance Memory LimitedInventors: Zhichao Lu, Gary Bela Bronner
-
Patent number: 11641749Abstract: A semiconductor device includes a first electrode and a first carbon layer on the first electrode. A switch layer is disposed on the first carbon layer and a second carbon layer is disposed on the switch layer. At least one tunneling oxide layer is disposed between the first carbon layer and the second carbon layer. The device further includes a second electrode on the second carbon layer.Type: GrantFiled: May 19, 2021Date of Patent: May 2, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong Jun Seong, Jun Hwan Paik, Hyung Jong Jeong
-
Patent number: 11637126Abstract: Provided are a memory device and a method of forming the same. The memory device includes a substrate, a layer stack, and a plurality of composite pillar structures. The layer stack is disposed on the substrate. The layer stack includes a plurality of conductive layers and a plurality of dielectric layers stacked alternately. The composite pillar structures respectively penetrate through the layer stack. Each composite pillar structure includes a dielectric pillar; a pair of conductive pillars penetrating through the dielectric pillar and electrically isolated from each other through a portion of the dielectric pillar; a channel layer covering both sides of the dielectric pillar and the pair of conductive pillars; a ferroelectric layer disposed between the channel layer and the layer stack; and a buffer layer disposed between the channel layer and the ferroelectric layer.Type: GrantFiled: January 25, 2021Date of Patent: April 25, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chao-I Wu, Yu-Ming Lin, Sai-Hooi Yeong
-
Patent number: 11637240Abstract: A semiconductor memory structure includes a memory cell, an encapsulation layer over a sidewall of the memory cell, and a nucleation layer between the sidewall of the memory cell and the encapsulation layer. The memory cell includes a top electrode, a bottom electrode and a data-storage element sandwiched between the bottom electrode and the top electrode. The nucleation layer includes metal oxide.Type: GrantFiled: April 9, 2020Date of Patent: April 25, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Hsing-Lien Lin, Fu-Ting Sung, Ching Ju Yang, Chii-Ming Wu