With Means To Increase Inverse Gain Patents (Class 257/585)
-
Patent number: 11195924Abstract: An interlayer film is deposited on a device layer on a substrate. A contact layer is deposited on the interlayer film. The interlayer film has a broken bandgap alignment to the device layer to reduce a contact resistance of the contact layer to the device layer.Type: GrantFiled: June 27, 2016Date of Patent: December 7, 2021Assignee: Intel CorporationInventors: Benjamin Chu-Kung, Van H. Le, Jack T. Kavalieros, Willy Rachmady, Matthew V. Metz, Ashish Agrawal, Seung Hoon Sung
-
Patent number: 9627563Abstract: The present invention discloses a photo-detector comprising: an n-type photon absorbing layer of a first energy bandgap; a middle barrier layer, an intermediate layer is a semiconductor structure; and a contact layer of a third energy bandgap, wherein the layer materials are selected such that the first energy bandgap of the photon absorbing layer is narrower than that of said middle barrier layer; wherein the material composition and thickness of said intermediate layer are selected such that the valence band of the intermediate layer lies above the valence band in the barrier layer to create an efficient trapping and transfer of minority carriers from the barrier layer to the contact layer such that a tunnel current through the barrier layer from the contact layer to the photon absorbing layer is less than a dark current in the photo-detector and the dark current from the photon-absorbing layer to said middle barrier layer is essentially diffusion limited and is due to the unimpeded flow of minority carrierType: GrantFiled: April 7, 2014Date of Patent: April 18, 2017Assignee: Semi Conductor Devices—Al Elbit Systems-Rafael PartnershipInventor: Philip Klipstein
-
Patent number: 9029952Abstract: A semiconductor structure includes a substrate, a first well having a first conductive type, a second well having a second conductive type, a body region, a first doped region, a second doped region, a third doped region and a field plate. The first and second wells are formed in the substrate. The body region is formed in the second well. The first and second doped regions are formed in the first well and the body region, respectively. The second and first doped regions have the same polarities, and the dopant concentration of the second doped region is higher than that of the first doped region. The third doped region is formed in the second well and located between the first and second doped regions. The third and first doped regions have reverse polarities. The field plate is formed on the surface region between the first and second doped regions.Type: GrantFiled: April 19, 2012Date of Patent: May 12, 2015Assignee: Macronix International Co., Ltd.Inventors: Chih-Ling Hung, Chien-Wen Chu, Hsin-Liang Chen, Wing-Chor Chan
-
Patent number: 8860181Abstract: A thin film resistor structure includes a substrate, a flat bottom ILD (inter layer dielectric) disposed on the substrate, a plurality of first contacts disposed in the bottom ILD, and each top surface of the first contacts is on the same level as a top surface of the bottom ILD; a flat top ILD disposed on the bottom ILD, a plurality of second contacts disposed in the top ILD, and each top surface of the second contacts is on the same level as a top surface of the top ILD, and a thin film resistor disposed between the bottom ILD and the top ILD.Type: GrantFiled: March 7, 2012Date of Patent: October 14, 2014Assignee: United Microelectronics Corp.Inventors: Ming-Te Wei, Po-Chao Tsao, Chen-Hua Tsai, Chien-Yang Chen, Chia-Jui Liang, Ming-Tsung Chen
-
Publication number: 20140042592Abstract: A bipolar junction transistor is provided with an emitter region, an oxide region, a base region and a collector region. The base region is located between the emitter region and the oxide region and has a junction with the emitter region and an interface with the oxide region. An at least partially conductive element such as metal or silicon is positioned to overlap with at least part of the junction between the base region and the emitter region, thereby forming a gate. The gate also overlaps with at least part of the interface between the base region and the oxide region. When a suitable bias voltage is applied to the gate, the gain of the transistor can be increased.Type: ApplicationFiled: October 15, 2013Publication date: February 13, 2014Applicant: X-FAB Semiconductor Foundries AGInventors: Brendan Toner, Xuezhou Cao, Fred Fang, Chuan Chien Tan
-
Patent number: 8525233Abstract: A pnp SiGe heterojunction bipolar transistor (HBT) reduces the rate that p-type dopant atoms in the p+ emitter of the transistor out diffuse into a lowly-doped region of the base of the transistor by epitaxially growing the emitter to include a single-crystal germanium region and an overlying single-crystal silicon region.Type: GrantFiled: March 23, 2012Date of Patent: September 3, 2013Assignee: Texas Instruments IncorporatedInventors: Jeffrey A. Babcock, Alexei Sadovnikov
-
Patent number: 8482130Abstract: An interconnect structure including: at least one first substrate, whereof at least one first face is made integral with at least one face of at least one second substrate, at least one blind via passing through the first substrate and emerging at the first face of the first substrate and at a second face, opposite the first face, of the first substrate, at least one electric contact arranged against said face of the second substrate and opposite the blind via, and/or against the first face and/or against the second face of the first substrate, at least one channel putting the blind via in communication with an environment outside the interconnect structure and/or with at least one cavity formed in the interconnect structure, and extending substantially parallel to one of said faces of the first or second substrate.Type: GrantFiled: February 22, 2011Date of Patent: July 9, 2013Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Damien Saint-Patrice, Sebastien Bolis, Fabrice Jacquet
-
Patent number: 8344478Abstract: Inductors and methods for integrated circuits that result in inductors of a size compatible with integrated circuits, allowing the fabrication of inductors, with or without additional circuitry on a first wafer and the bonding of that wafer to a second wafer without wasting of wafer area. The inductors in the first wafer are comprised of coils formed by conductors at each surface of the first wafer coupled to conductors in holes passing through the first wafer. Various embodiments are disclosed.Type: GrantFiled: October 23, 2009Date of Patent: January 1, 2013Assignee: Maxim Integrated Products, Inc.Inventors: Joseph P. Ellul, Khanh Tran, Edward Martin Godshalk, Albert Bergemont
-
Patent number: 7666787Abstract: An interconnect structure of the single or dual damascene type and a method of forming the same, which substantially reduces the electromigration problem that is exhibited by prior art interconnect structures, are provided. In accordance with the present invention, a grain growth promotion layer, which promotes the formation of a conductive region within the interconnect structure that has a bamboo microstructure and an average grain size of larger than 0.05 microns is utilized. The inventive structure has improved performance and reliability.Type: GrantFiled: February 21, 2006Date of Patent: February 23, 2010Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Shom Ponoth
-
Patent number: 7659577Abstract: A power semiconductor device includes a power device and a current sense device formed in a common semiconductor region.Type: GrantFiled: June 29, 2006Date of Patent: February 9, 2010Assignee: International Rectifier CorporationInventor: Vincent Thiery
-
Patent number: 7579635Abstract: A base layer made of SiGe mixed crystal includes a spacer layer formed in contact with a collector layer with no base impurities diffused therein and an intrinsic base layer formed in contact with an emitter layer with base impurities diffused therein. The spacer layer contains C at a low concentration. The intrinsic base layer has a first region containing C at a low concentration on the collector side and a second region containing C at a high concentration on the emitter side.Type: GrantFiled: January 7, 2008Date of Patent: August 25, 2009Assignee: Panasonic CorporationInventor: Shigetaka Aoki
-
Patent number: 7470961Abstract: A semiconductor device provided with a semiconductor silicon substrate and gate wiring provided on the semiconductor silicon substrate via a gate oxide film, where the gate wiring has a gate electrode, a gate wiring upper structure provided in contact with the gate electrode, and a side wall spacer, the side wall spacer is comprised of one kind or two or more kinds of inorganic compound insulating layers, and at least one kind of the inorganic compound insulating layer is comprised of silicon oxynitride with a nitrogen content ranging from 30 to 70%.Type: GrantFiled: May 18, 2006Date of Patent: December 30, 2008Assignee: Elpida Memory Inc.Inventor: Fumiki Aiso
-
Patent number: 7439607Abstract: A method of forming semiconductor device treating a surface of a substrate to produce a discontinuous growth of a material on the surface through rapid thermal oxidation of the substrate surface at a temperature of less than about 700° C.Type: GrantFiled: October 11, 2005Date of Patent: October 21, 2008Assignee: International Business Machines CorporationInventors: Arne W. Ballantine, Douglas D. Coolbaugh, Steve S. Williams
-
Patent number: 7394113Abstract: Embodiments herein present a structure, method, etc. for a self-alignment scheme for a heterojunction bipolar transistor (HBT). An HBT is provided, comprising an extrinsic base, a first self-aligned silicide layer over the extrinsic base, and a nitride etch stop layer above the first self-aligned silicide layer. A continuous layer is also included between the first self-aligned silicide layer and the nitride etch stop layer, wherein the continuous layer can comprise oxide. The HBT further includes spacers adjacent the continuous layer, wherein the spacers and the continuous layer separate the extrinsic base from an emitter contact. In addition, an emitter is provided, wherein the height of the emitter is less than or equal to the height of the extrinsic base. Moreover, a second self-aligned silicide layer is over the emitter, wherein the height of the second silicide layer is less than or equal to the height of the first silicide layer.Type: GrantFiled: July 26, 2006Date of Patent: July 1, 2008Assignee: International Business Machines CorporationInventors: Francois Pagette, Anna Topol
-
Patent number: 7230324Abstract: As external connection terminals for an emitter electrode (12) of an IGBT chip, a first emitter terminal (151) for electrically connecting a light emitter in a strobe light control circuit to the emitter electrode (12) and a second emitter terminal (152) for connecting a drive circuit for driving an IGBT device to the emitter electrode (12) are provided. The first emitter terminal (151) and the second emitter terminal (152) are individually connected to the emitter terminal (12) by wire bonding.Type: GrantFiled: March 3, 2005Date of Patent: June 12, 2007Assignee: Renesas Technology Corp.Inventor: Makoto Kawano
-
Patent number: 7193322Abstract: A strained-silicon (Si) channel CMOS device shallow trench isolation (STI) oxide region, and method for forming same have been provided. The method forms a Si substrate with a relaxed-SiGe layer overlying the Si substrate, or a SiGe on insulator (SGOI) substrate with a buried oxide (BOX) layer. The method forms a strained-Si layer overlying the relaxed-SiGe layer; a silicon oxide layer overlying the strained-Si layer, a silicon nitride layer overlying the silicon oxide layer, and etches the silicon nitride layer, the silicon oxide layer, the strained-Si layer, and the relaxed-SiGe layer, forming a STI trench with trench corners and a trench surface. The method forms a sacrificial oxide liner on the STI trench surface. In response to forming the sacrificial oxide liner, the method rounds and reduces stress at the STI trench corners, removes the sacrificial oxide liner, and fills the STI trench with silicon oxide.Type: GrantFiled: November 9, 2004Date of Patent: March 20, 2007Assignee: Sharp Laboratories of America, Inc.Inventors: Jong-Jan Lee, Sheng Teng Hsu
-
Patent number: 7115973Abstract: A dual-sided semiconductor device is formed on a wafer with a resistive element that is formed through the wafer. By forming the resistive element through the wafer, a resistive element, such as a large resistive element, can be formed on the wafer that requires very little silicon surface area.Type: GrantFiled: May 10, 2004Date of Patent: October 3, 2006Assignee: National Semiconductor CorporationInventor: Abdalla Aly Naem
-
Patent number: 6984593Abstract: A method of forming semiconductor device treating a surface of a substrate to produce a discontinuous growth of a material on the surface through rapid thermal oxidation of the substrate surface at a temperature of less than about 700° C.Type: GrantFiled: September 4, 2003Date of Patent: January 10, 2006Assignee: International Business Machines CorporationInventors: Arne W. Ballantine, Douglas D. Coolbaugh, Steve S. Williams
-
Patent number: 6975015Abstract: An integrated circuit structure, a trigger device and a method of electrostatic discharge protection, the integrated circuit structure including: a substrate having a top surface defining a horizontal direction, the substrate of a first dopant type; a first horizontal layer in the substrate, the first layer of a second dopant type; and a second horizontal layer of the first dopant type, the second layer on top of the first layer and between the top surface of the substrate and the first layer, the second layer electrically modulated by the first layer.Type: GrantFiled: December 3, 2003Date of Patent: December 13, 2005Assignee: International Business Machines CorporationInventors: Steven H. Voldman, Michael J. Zierak
-
Patent number: 6879024Abstract: As external connection terminals for an emitter electrode (12) of an IGBT chip, a first emitter terminal (151) for electrically connecting a light emitter in a strobe light control circuit to the emitter electrode (12) and a second emitter terminal (152) for connecting a drive circuit for driving an IGBT device to the emitter electrode (12) are provided. The first emitter terminal (151) and the second emitter terminal (152) are individually connected to the emitter terminal (12) by wire bonding.Type: GrantFiled: February 27, 2003Date of Patent: April 12, 2005Assignee: Renesas Technology Corp.Inventor: Makoto Kawano
-
Patent number: 6864538Abstract: An ESD protection device encompassing a vertical bipolar transistor that is connected as a diode and has an additional displaced base area. The assemblage has a space-saving configuration and a decreased difference between snapback voltage and breakdown voltage.Type: GrantFiled: April 14, 2001Date of Patent: March 8, 2005Assignee: Robert Bosch GmbHInventors: Stephan Mettler, Wolfgang Wilkening
-
Patent number: 6815801Abstract: The present invention provides a vertical bipolar transistor 110, a method of manufacture therefor, and an integrated circuit including the same. The vertical bipolar transistor 110 may include, in one embodiment, a second epitaxial layer 140 located over a first epitaxial layer 130, wherein the second epitaxial layer includes at least two dopant profiles 143, 147. The vertical bipolar transistor 110 may further include a collector 154, a base 156 and an emitter 158 located over or within the second epitaxial layer 140.Type: GrantFiled: February 28, 2003Date of Patent: November 9, 2004Assignee: Texas Instrument IncorporatedInventors: Gregory G. Romas, Darrel C. Oglesby, Jr., Scott F. Jasper, Philip Najfus, Venkatesh Govindaraju, ChunLiang Yeh, James Lisenby
-
Patent number: 6806555Abstract: A semiconductor component and a method for fabricating it includes a substrate and an epitaxial layer situated thereon and integrating at least a first and a second bipolar component in the layer. The first and second bipolar components have a buried layer and different collector widths. The buried layer of the second component has a larger layer thickness than that of the first component; exactly one epitaxial layer is provided. The different collector widths produced as a result thereof are influenced by the outdiffusion of the dopant of the buried layers by other substances.Type: GrantFiled: May 13, 2002Date of Patent: October 19, 2004Assignee: Infineon Technologies AGInventors: Jakob Huber, Wolfgang Klein
-
Patent number: 6777780Abstract: The invention relates to a trench bipolar transistor structure, having a base 7, emitter 9 and collector 4, the latter being divided into a higher doped region 3 and a lower doped drift region 5. An insulated gate 11 is provided to deplete the drift region 5 when the transistor is switched off. The gate 11 and/or doping levels in the drift region 5 are arranged to provide a substantially uniform electric field in the drift region in this state, to minimise breakdown. In particular, the gate 11 may be seminsulating and a voltage applied along the gate between connections 21,23.Type: GrantFiled: July 25, 2002Date of Patent: August 17, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Raymond J. E. Hueting, Jan W. Slotboom, Petrus H. C. Magnee
-
Patent number: 6759694Abstract: A phototransistor structure is disclosed. A sidewall is grown on the collector side and under the base. The surface of the sidewall is formed with a sidewall contact. When the contact is connected to an external voltage, the holes accumulated at the junction of the base and emitter can be quickly removed. This solves the problem in the prior art that using a bias between the base and the emitter to remove holes usually results in a large dark current (bias current), power consumption, and diminishing optoelectronic conversion gain.Type: GrantFiled: November 24, 2003Date of Patent: July 6, 2004Assignee: Industrial Technology Research InstituteInventors: Yu-Min Hsu, Jin-Wei Shi, Zing-Way Pei, Fon Yuan, Chee-Wee Liu
-
Patent number: 6730981Abstract: In an element formation region, a surface of an N− epitaxial layer is inclined upward from an end of a field oxide film to a sidewall of an opening. An external base diffusion layer at the surface of the N− epitaxial layer is inclined upward from a side of the field oxide film to the sidewall of the opening, and is exposed at the sidewall of the opening. A portion of the sidewall of the opening exposing the external base diffusion layer is tapered. The depth of a lower end of the external base diffusion layer or the sidewall of the opening is substantially equal to or smaller than that of a bottom of the opening. A decrease in breakdown voltage between an emitter and a base is suppressed, and decrease and variation of current gain hFE is suppressed.Type: GrantFiled: November 4, 2002Date of Patent: May 4, 2004Assignee: Renesas Technology Corp.Inventor: Hidenori Fujii
-
Patent number: 6703686Abstract: An n-type low impurity concentration semiconductor layer is provided, by epitaxial growth or the like, on a p-type semiconductor substrate. In order to vertically form a semiconductor device in the low impurity concentration semiconductor layer, at least a p-type diffusion region is provided. In a surface of the semiconductor layer, a collector electrode and a base electrode are respectively formed in electrical connection to the n-type low impurity concentration semiconductor layer and the p-type diffusion region. The collector electrode is formed on a surface of the n+-type low resistance region of a polycrystal semiconductor formed depthwise in the low impurity concentration semiconductor layer.Type: GrantFiled: April 5, 2002Date of Patent: March 9, 2004Assignee: Rohm Co., Ltd.Inventors: Takahiko Konishi, Masahiko Takeno
-
Patent number: 6215167Abstract: A power semiconductor device having an breakdown voltage improving structure and a manufacturing method thereof are provided. A collector region and a base region create a pn junction between them. At least one accelerating region of the same conductivity type as the collector region is formed spaced from the pn junction and at a dose higher than that of the collector region. A field plate overlaps the pn junction and the accelerating region. The field plate has an edge portion that extends past the accelerating region. When a voltage of a reverse direction is applied to the pn junction, an electric field becomes concentrated on the accelerating region as well as on the pn junction and on the edge portion of the field plate. This increases an electric field distribution area and thus also increases the breakdown voltage.Type: GrantFiled: May 19, 1998Date of Patent: April 10, 2001Assignee: Samsung Electronics Co., Ltd.Inventor: Chan-ho Park
-
Patent number: 6198156Abstract: A bipolar power transistor intended for radio frequency applications, especially for use in an amplifier stage in a radio base station, and a method for manufacturing the bipolar power transistor are provided. The power transistor includes a substrate (13), an epitaxial collector layer (15) on the substrate (13), a base (19) and an emitter (21) formed in the collector layer (15). The degree of doping Nc(x) of the collector layer varies from its upper surface (24) and downwards to at least half the depth of the collector layer, essentially according to a polynom of at least the second degree, a0+a1x+a2x2+ . . . , where a0 is the degree of doping at the upper surface (24), x is the vertical distance from the same surface (24) and a1, a2, . . . are constants. The transistor can further include an at least approximately 2&mgr; thick insulation oxide (17) between the epitaxial collector layer (15) and higher situated metallic connections layers (31, 33).Type: GrantFiled: August 28, 1998Date of Patent: March 6, 2001Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Ted Johansson, Bengt Torkel Arnborg
-
Patent number: 5965931Abstract: A bipolar transistor includes multiple coupled delta layers in the base region between the emitter and collector regions to enhance carrier mobility and conductance. The delta layers can be varied in number, thickness, and dopant concentration to optimize desired device performance and enhanced mobility and conductivity vertically for emitter to collector and laterally parallel to the delta-doped layers. The transistors can be homojunction devices or heterojunction devices formed in either silicon or III-V semiconductor material.Type: GrantFiled: September 15, 1994Date of Patent: October 12, 1999Assignee: The Board of Regents of the University of CaliforniaInventors: Kang L. Wang, Timothy K. Carns, Xinyu Zheng
-
Patent number: 5886395Abstract: To obtain both the highest possible maximum operating frequency f.sub.max and early voltage V.sub.A, a semiconductor device provided with a bipolar transistor including a collector region, a base region formed on the collector region, an emitter region formed in contact with the base region, a base leading electrode connected to the base region, and an emitter electrode connected to the emitter region, is characterized in that a ratio Q.sub.B /N.sub.c of base Gunmel number Q.sub.B to impurity concentration N.sub.C of the collector region of the bipolar transistor lies within a range from 0.2.times.10.sup.-3 cm to 2.5.times..sup.-3 cm.Type: GrantFiled: October 22, 1997Date of Patent: March 23, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhiro Katsumata, Chihiro Yoshino, Kazumi Inoh
-
Patent number: 5712505Abstract: A ring-shaped emitter region is formed either in a region a little toward an inner periphery or in a region a little toward an outer periphery in an upper layer portion of a ring-shaped base region of a bipolar transistor.A conductive layer is laminated through an insulating layer in a region surrounded by the ring-shaped emitter region provided a little toward the inner periphery of the base region, a conductive side wall is formed on the sides of the conductive layer and the insulating layer, and the ring-shaped emitter region and the conductive layer are connected through the conductive side wall. A metallic emitter electrode is connected to the conductive layer.Type: GrantFiled: December 8, 1995Date of Patent: January 27, 1998Assignee: Fujitsu LimitedInventor: Shunji Nakamura
-
Patent number: 5593905Abstract: A bipolar transistor (100) and a method for forming the same. A base-link diffusion source layer (118) is formed over a portion of the collector region (102). The base-link diffusion source layer (118) comprises a material that is capable of being used as a dopant source and is capable of being etched selectively with respect to silicon. A barrier layer (119) is formed over the base-link diffusion source layer (118).A base electrode (114) is formed over at least one end portion of the barrier layer (119) and base-link diffusion source layer (118) and the exposed portions of the barrier layer (119) and underlying base-link diffusion source layer (118) are removed. An extrinsic base region (110) is diffused from the base electrode (114) and a base link-up region (112) is diffused from the base-link diffusion source layer (118). Processing may then continue to fore an intrinsic base region (108), emitter region (126), and emitter electrode (124).Type: GrantFiled: February 23, 1995Date of Patent: January 14, 1997Assignee: Texas Instruments IncorporatedInventors: F. Scott Johnson, Kelly Taylor
-
Patent number: 5501992Abstract: A ring-shaped emitter region is formed either in a region a little toward an inner periphery or in a region a little toward an outer periphery in an upper layer portion of a ring-shaped base region of a bipolar transistor. A conductive layer is laminated through an insulating layer in a region surrounded by the ring-shaped emitter region provided a little toward the inner periphery of the base region, a conductive side wall is formed on the sides of the conductive layer and the insulating layer, and the ring-shaped emitter region and the conductive layer are connected through the conductive side wall. A metallic emitter electrode is connected to the conductive layer.Type: GrantFiled: September 27, 1994Date of Patent: March 26, 1996Assignee: Fujitsu LimitedInventor: Shunji Nakamura
-
Patent number: 5471419Abstract: A semiconductor device having a programmable memory cell which includes a bipolar transistor of which a base region (13) can be provided with a base current through a control transistor (7, 8, 9, 10). The bipolar transistor has an emitter region (12) connected to a first supply line (151) and has a collector region (14) connected to a second supply line (152) through a load (16). A constant potential difference is maintained between the two supply lines (151, 152) during operation. The collector region (14) is laterally electrically insulated and provides a feedback to the control transistor in such a manner that, during operation within a certain voltage domain, a change in the voltage difference between the emitter region (12) and the collector region (14) leads to an opposite change in the conductivity through the control transistor.Type: GrantFiled: April 22, 1994Date of Patent: November 28, 1995Assignee: U.S. Philips CorporationInventors: Lakshmi N. Sankaranarayanan, Jan W. Slotboom, Arjen G. Van Der Sijde
-
Patent number: 5448104Abstract: A back gate bias voltage is applied to the underside of a lateral bipolar transistor to desensitize a portion of the collector-base depletion region to changes in the collector-base voltage. Emitter-collector current flows through an active base region bypassing the portion of the collector-base depletion region that remains sensitive to the collector bias. This allows for a control over the charge in the active base region by the back gate bias, generally independent of the collector-base bias. The transistor is preferably implemented in a silicon-on-insulator-on-silicon (SOIS) configuration, with the back gate bias applied to a doped silicon substrate. The base doping concentration and the thickness of the underlying insulator are preferably selected to produce an inversion layer in the base region adjacent the insulating layer, thereby reducing the collector access resistance.Type: GrantFiled: September 14, 1994Date of Patent: September 5, 1995Assignee: Analog Devices, Inc.Inventor: Kevin J. Yallup
-
Patent number: 5319239Abstract: A bipolar transistor is described having a thin subcollector formed from alternating polycrystalline semiconductor material and silicide material disposed over an insulating layer. Because the subcollector is thin the transistor is less sensitive to alpha-particle events. The transistor has enhanced inverse current gain since there is a polycrystalline contact to the incerse emitter.Type: GrantFiled: February 2, 1993Date of Patent: June 7, 1994Assignee: International Business Machines CorporationInventor: Tak H. Ning
-
Patent number: 5285101Abstract: A semiconductor device has an active region composed of an impurity diffused region formed in a substrate. The impurity diffused region is divided into a plurality of impurity diffused sub-regions formed separately from each other in the substrate but electrically coupled to each other.Type: GrantFiled: August 28, 1991Date of Patent: February 8, 1994Assignee: NEC CorporationInventor: Hiroaki Kikuchi
-
Patent number: 5256896Abstract: A bipolar transistor is described having a thin subcollector formed from alternating polycrystalline semiconductor material and silicide material disposed over an insulating layer. Because the subcollector is thin the transistor is less sensitive to alpha-particle events. The transistor has enhanced inverse current gain since there is a polycrystalline contact to the inverse emitter.Type: GrantFiled: August 30, 1991Date of Patent: October 26, 1993Assignee: International Business Machines CorporationInventor: Tak H. Ning
-
Patent number: 5250838Abstract: The invention relates to an integrated circuit having a vertical transistor. According to the invention, a transistor having a current amplification .beta. considerably higher than a conventional transistor is obtained due to the fact that the emitter (5) of the transistor has a thickness and a doping level such that the diffusion length of the minority charge carriers injected vertically into the latter is greater than or equal to the thickness of the emitter (5) and the emitter contact region is so small that during operation the total current of minority charge carriers injected from the base into the emitter region is much smaller than the current density of minority carriers injected from the base into the emitter region under the emitter contact region multiplied by the total surface area of the emitter region.Type: GrantFiled: September 24, 1990Date of Patent: October 5, 1993Inventor: Pierre Leduc