With Means To Reduce Minority Carrier Lifetime (e.g., Region Of Deep Level Dopant Or Region Of Crystal Damage) Patents (Class 257/590)
-
Patent number: 5672906Abstract: The present invention is provided for improving latch-up resistance in a semiconductor integrated circuit device employing CMOS structure, for preventing the photoelectric carriers from getting into the sensors and improving the afterimage characteristic in a semiconductor image sensor device, and for impurity the switching characteristic in a semiconductor device having bipolar element. An electron beam of over 2 MeV and 1E15/cm.sup.2 is irradiated to a monocrystal silicon semiconductor region in a substrate and then annealing is performed at a high temperature of over 200.degree. C. As a result, at 150 K., a shallow level traps of which the activation energy from a valence band EV is under 0.1 eV and which is produced at the concentration of about 1.2-1.7E15/cm.sup.3, and a deep level traps of which the activation energy is 0.28-0.32 eV and which is produced at the concentration of about 1.6-2.0E13/cm.sup.3 are obtained.Type: GrantFiled: January 18, 1996Date of Patent: September 30, 1997Assignee: Seiko Instruments Inc.Inventors: Yutaka Saito, Takao Akiba, Koju Nonaka, Masaaki Kamiya, Hitomi Watanabe
-
Patent number: 5659197Abstract: The present invention provides a bipolar transistor in which a lightly doped n-type hot-carrier shield extends in an epitaxial layer adjacent from a poly-emitter to an extrinsic base. This hot-carrier shield minimizes performance impairment that would otherwise occur due to a hot-carrier effect. Key steps in the method of making the bipolar transistor include a differential thermal oxidation while the poly-emitter is covered with a nitride cap. After the nitride cap is removed, an n-type dopant is implanted. The unprotected poly emitter is heavily doped. The implant partially penetrates a relatively thin oxide growth, thereby forming the hot-carrier shield. Other areas, such as the extrinsic base, and a polycrystalline base extension are covered by a relatively thick oxide growth and are unaffected by the n-type implant.Type: GrantFiled: September 23, 1994Date of Patent: August 19, 1997Assignee: VLSI Technology, Inc.Inventor: Yi-Hen Wei
-
Patent number: 5640043Abstract: A high voltage silicon rectifier includes a substrate portion and an epitaxial mesa portion that is a frustrum of a pyramid with a substantially square cross section and side walls that make a forty five degree angle with the substrate portion. The mesa portion includes three germanium doped layers that introduce strain to speed up recombination of charge carriers.Type: GrantFiled: December 20, 1995Date of Patent: June 17, 1997Assignee: General Instrument Corporation of DelawareInventors: Jack Eng, Joseph Chan, Lawrence Laterza, Gregory Zakaluk, Jun Wu, John Amato, Dennis Garbis, Willem Einthoven
-
Patent number: 5629555Abstract: Integrated structure bipolar transistors with controlled storage time are manufactured by forming at least one bipolar transistor occupying a first area on a first surface of the silicon material, covering the first surface of the silicon material with an insulating material layer, and selectively removing the insulating material layer to open a window. The window has a second area much smaller than the first area occupied by the bipolar transistor. Therefore, by implanting into the silicon material a medium dose of platinum ions through the window and diffusing into the silicon material the implanted platinum ions, a uniform distribution of platinum inside the transistor is obtained.Type: GrantFiled: June 5, 1995Date of Patent: May 13, 1997Assignee: Consorzio per la Ricerca sulla Microelettronica nel MezzogiornoInventor: Ferruccio Frisina
-
Patent number: 5548148Abstract: An N-channel and P-channel MOSFET include counterdoping of a threshold voltage (V.sub.T) ion implant for reducing substrate sensitivity and source/drain junction capacitance. An arsenic (As) compensated boron (B) implant is provided in the N-channel MOSFET. A boron (B) compensated arsenic (As) implant is provided in the P-channel MOSFET.Type: GrantFiled: September 29, 1995Date of Patent: August 20, 1996Assignee: International Business Machines CorporationInventor: Ahmet Bindal
-
Patent number: 5528058Abstract: For IGBT, MCT or like devices, the substrate is formed with P+, N+ and N- layers and PN diffusions to define body and source regions in the N-layer and a MOS-gated channel at the upper surface. The N-layer is sized and doped (.about.10.sup.14 /cm.sup.3) to block reverse bias voltage. The N+ layer is >20 .mu.m thick and doped below .about.10.sup.17 /cm.sup.3 but above the N- doping to enhance output impedance and reduce gain at high V.sub.ce conditions. Or the N+ layer is formed with a thin (.about.5 .mu.m) highly doped (>10.sup.17 /cm.sup.3) layer and a thick (>20 .mu.m) layer of .about.10.sup.16 /cm.sup.3 doping. A platinum dose of 10.sup.13 to 10.sup.16 /cm.sup.3 is ion implanted and diffused into the silicon to effect lifetime control. Gate and source contacts and body and source diffusions have an inter-digitated finger pattern with complementary tapers to minimize current crowding and wide gate buses to minimize signal delay.Type: GrantFiled: October 13, 1994Date of Patent: June 18, 1996Assignee: Advanced Power Technology, Inc.Inventors: Douglas A. Pike, Jr., Dah W. Tsang, James M. Katana, Dumitru Sdrulla
-
Patent number: 5500539Abstract: A method of depositing high quality diamond films and a light emitting device are described. The deposition is carried out in a reaction chamber. After disposing a substrate to be coated in the chamber, a carbon compound gas including a C--OH bond is introduced together with hydrogen thereinto. Then, deposition of diamond takes place in a magnetic field by inputting microwave energy. The present invention is particularly characterized in that the volume ratio of the carbon compound to hydrogen introduced into the reaction chamber is 0.4 to 2; the pressure in said reaction chamber is 0.01 to 3 Torr; the temperature of the substrate is kept between 200.degree. to 1000.degree. C. during deposition; and the input energy of the microwave is no lower than 2 KW. By this method, uniform and high quality diamond films can be formed.Type: GrantFiled: October 13, 1994Date of Patent: March 19, 1996Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Masaya Kadono, Shunpei Yamazaki
-
Patent number: 5455450Abstract: A bipolar lateral transistor, for example of the pnp type, is contained in a semiconductor device. The lateral transistor has a p-type emitter region and a p-type collector region laterally spaced apart by an n-type base region. This lateral transistor is formed in an n-type epitaxial layer at the surface of a p-type substrate. The transistor further has a n.sup.++ -type buried layer. The current gain in this lateral transistor is strongly increased by forming the emitter from a first partial emitter region which is weakly p-type doped and extends below an insulating layer, and a second partial emitter region which is strongly P.sup.++ -type doped and extends below the contact zone of the emitter, which is defined by an opening in the insulating layer. The respective thicknesses and doping levels of the first and second emitter regions are provided such that the first region is transparent to electrons and the second region forms a screen against electrons.Type: GrantFiled: April 6, 1994Date of Patent: October 3, 1995Assignee: U.S. Philips CorporationInventor: Pierre Leduc
-
Patent number: 5455437Abstract: The present invention is mainly characterized in that a semiconductor device having a well which is of the same conductivity type as that of a substrate and which is isolated from the substrate is improved not to cause interference between the well and the substrate even if a large amount of minority carriers are implanted. The semiconductor device is provided with a semiconductor substrate of the first conductivity type having the main surface. A first well of a first conductivity type is provided in the main surface of the semiconductor substrate. The first well, having side portions and a bottom portion, extends from the main surface. A second well of a second conductivity type is provided in the main surface of the semiconductor substrate so as to surround the side portions and the bottom portion of the first well. The bottom portion of the second well has a crystal defect region.Type: GrantFiled: June 16, 1994Date of Patent: October 3, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigeki Komori, Takashi Kuroi
-
Patent number: 5343068Abstract: A bipolar power device and a fast diode are formed in a single chip of semiconductor material. The chip contains a first area having high minority carrier lifetimes in which the bipolar power device is formed. The bipolar power device is therefore capable of handling high current densities. At least one second area of the device is formed with reduced minority carrier lifetimes, with a fast diode being formed in this region.Type: GrantFiled: March 18, 1992Date of Patent: August 30, 1994Assignees: Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno, SGS-Thomson Microelectronics S.R.L.Inventors: Ferruccio Frisina, Giuseppe Ferla
-
Patent number: 5341022Abstract: A semiconductor device having a reduced leakage current is fabricated in a short time at a low cost with excellent controllability. A buried layer (20) which includes a principal buried layer (21) of high ion concentration containing secondary defects (22) sandwiched between secondary buried layers (3a, 3b) of low ion concentration from upper and lower directions is formed on a semiconductor substrate (1). The secondary defects (22) have stable gettering effects for reducing defects caused during formation of a transistor (200) and contamination by heavy metals. Further, the secondary buried layers (3a, 3b) prevent depletion layers from reaching the secondary defects (22). The semiconductor device can be formed in a short time since no epitaxial growth is employed.Type: GrantFiled: March 16, 1993Date of Patent: August 23, 1994Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Takashi Kuroi, Shigeru Kusunoki
-
Patent number: 5311055Abstract: Both homojunction and heterojunction bipolar transistor structures are fabricated in unique trenched configurations so as to better utilize their surface areas by employing both the vertical and horizontal portions of their base regions with equal effectiveness. An important advantage of the unique trenched configurations is that the base region of each trenched structure is of precisely the same thickness throughout--both vertical and horizontal portions. Consequently, the transit time for charge carriers to diffuse across the base region and the base transport factor are uniform because of the uniform base thickness. Moreover, the parasitic capacitance region of each trenched structure beneath base metallization contacts is only a small portion of the entire base-collector junction region.Type: GrantFiled: November 22, 1991Date of Patent: May 10, 1994Assignee: The United States of America as represented by the Secretary of the NavyInventors: Alvin M. Goodman, Max N. Yoder
-
Patent number: 5218226Abstract: A semiconductor body (100) has a first device region (20) of one conductivity type forming with a second device region (13) of the opposite conductivity type provided adjacent one major surface (11) of the semiconductor body (100) a first pn junction (40) which is reverse-biassed in at least one mode of operation. A floating further region (50) of the opposite conductivity type is provided within the first device region (20) remote from the major surfaces (11 and 12) of the semiconductor body (100) and spaced from the second device region (13) so that, in the one mode, the depletion region of the first pn junction (40) reaches the floating further region (50) before the first pn junction (40) breaks down.Type: GrantFiled: February 5, 1992Date of Patent: June 8, 1993Assignee: U.S. Philips Corp.Inventors: John A. G. Slatter, Henry E. Brockman, David C. Yule