Insulating Layer Of Silicon Nitride Or Silicon Oxynitride Patents (Class 257/649)
-
Patent number: 7825443Abstract: In one aspect, the invention includes a semiconductor processing method. An antireflective material layer is formed over a substrate. At least a portion of the antireflective material layer is annealed at a temperature of greater than about 400° C. A layer of photoresist is formed over the annealed antireflective material layer. The layer of photoresist is patterned. A portion of the antireflective material layer unmasked by the patterned layer of photoresist is removed. In another aspect, the invention includes the following semiconductor processing. An antireflective material layer is formed over a substrate. The antireflective material layer is annealed at a temperature of greater than about 400° C. A layer of photoresist is formed over the annealed antireflective material layer. Portions of the layer of photoresist are exposed to radiation waves. Some of the radiation waves are absorbed by the antireflective material during the exposing.Type: GrantFiled: August 29, 2005Date of Patent: November 2, 2010Assignee: Micron Technology, Inc.Inventors: Richard Holscher, Zhiping Yin, Tom Glass
-
Patent number: 7821109Abstract: A structure and a method of making the structure. The structure includes a field effect transistor including: a first and a second source/drain formed in a silicon substrate, the first and second source/drains spaced apart and separated by a channel region in the substrate; a gate dielectric on a top surface of the substrate over the channel region; and an electrically conductive gate on a top surface of the gate dielectric; and a dielectric pillar of a first dielectric material over the gate; and a dielectric layer of a second dielectric material over the first and second source/drains, sidewalls of the dielectric pillar in direct physical contact with the dielectric layer, the dielectric pillar having no internal stress or an internal stress different from an internal stress of the dielectric layer.Type: GrantFiled: September 30, 2009Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventors: Brent Alan Anderson, Edward Joseph Nowak
-
Patent number: 7812398Abstract: A semiconductor device and manufacturing method of the same is provided in which the driving current of a pMOSFET is increased, through a scheme formed easily using an existing silicon process. A pMOSFET is formed with a channel in a <100> direction on a (100) silicon substrate. A compressive stress is applied in a direction perpendicular to the channel by an STI.Type: GrantFiled: March 9, 2009Date of Patent: October 12, 2010Assignee: Hitachi, Ltd.Inventors: Shinichi Saito, Digh Hisamoto, Yoshinobu Kimura, Nobuyuki Sugii, Ryuta Tsuchiya
-
Patent number: 7804115Abstract: In one aspect, the invention includes a semiconductor processing method. An antireflective material layer is formed over a substrate. At least a portion of the antireflective material layer is annealed at a temperature of greater than about 400° C. A layer of photoresist is formed over the annealed antireflective material layer. The layer of photoresist is patterned. A portion of the antireflective material layer unmasked by the patterned layer of photoresist is removed. In another aspect, the invention includes the following semiconductor processing. An antireflective material layer is formed over a substrate. The antireflective material layer is annealed at a temperature of greater than about 400° C. A layer of photoresist is formed over the annealed antireflective material layer. Portions of the layer of photoresist are exposed to radiation waves. Some of the radiation waves are absorbed by the antireflective material during the exposing.Type: GrantFiled: July 7, 2006Date of Patent: September 28, 2010Assignee: Micron Technology, Inc.Inventors: Richard Holscher, Zhiping Yin, Tom Glass
-
Patent number: 7786552Abstract: A method for reducing leakage current in a semiconductor structure is disclosed. One or more dielectric layers are formed on a semiconductor substrate, on which at least one device is constructed. A hydrogen-containing layer is formed over the dielectric layers. A silicon nitride passivation layer covers the dielectric layers and the hydrogen-containing layer. The hydrogen atoms of the hydrogen-containing layer are introduced into the dielectric layers without being blocked by the silicon nitride layer, thereby reducing leakage current therein.Type: GrantFiled: June 10, 2005Date of Patent: August 31, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsung-Hsun Huang, Kuo-Yin Lin, Chung-Yi Yu, Chih-Ta Wu, Chia-Shiung Tsai
-
Patent number: 7759773Abstract: Disclosed are embodiments of semiconductor wafer structures and associated methods of forming the structures with balanced reflectance and absorption characteristics. The reflectance and absorption characteristics are balanced by manipulating thin film interferences. Specifically, thin film interferences are manipulated by selectively varying the thicknesses of the different films. Alternatively, reflectance and absorption characteristics can be balanced by incorporating an additional reflectance layer into the wafer structure above the substrate.Type: GrantFiled: February 26, 2007Date of Patent: July 20, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 7749833Abstract: A method of manufacturing a metal-oxide-semiconductor (MOS) transistor device is disclosed. A gate dielectric layer is formed on an active area of a substrate. A gate electrode is patterned on the gate dielectric layer. The gate electrode has vertical sidewalls and a top surface. A liner is formed on the vertical sidewalls of the gate electrode. A nitride spacer is formed on the liner. An ion implanted is performed to form a source/drain region. After salicide process, an STI region that isolates the active area is recessed, thereby forming a step height at interface between the active area and the STI region. The nitride spacer is removed. A nitride cap layer that borders the liner is deposited. The nitride cap layer has a specific stress status.Type: GrantFiled: February 5, 2009Date of Patent: July 6, 2010Assignee: United Microelectronics Corp.Inventors: Shyh-Fann Ting, Cheng-Tung Huang, Wen-Han Hung, Tzyy-Ming Cheng, Tzer-Min Shen, Yi-Chung Sheng
-
Publication number: 20100155910Abstract: The invention refers to an efficient process for selectively rendering a semiconductor surface antireflective which is part of integrated circuits. The antireflective effect is based interference effects of a simple layer or a layer system. For example, an oxide layer and super-imposed silicon nitride layer form the system, wherein the silicon nitride layer is deposited in an earlier phase of the fabrication of the integrated circuit as a protective layer (“silicide block layer”) and also serves as an etch stop layer for the optical window.Type: ApplicationFiled: June 16, 2007Publication date: June 24, 2010Applicant: X-FAB SEMICONDUCTOR FOUNDRIES AG.Inventor: Daniel Gaebler
-
Patent number: 7732923Abstract: An ultra-violet (UV) protection layer is formed over a semiconductor workpiece before depositing a UV curable dielectric layer. The UV protection layer prevents UV light from reaching and damaging underlying material layers and electrical devices. The UV protection layer comprises a layer of silicon doped with an impurity, wherein the impurity comprises O, C, H, N, or combinations thereof. The UV protection layer may comprise SiOC:H, SiON, SiN, SiCO:H, combinations thereof, or multiple layers thereof, as examples.Type: GrantFiled: January 20, 2005Date of Patent: June 8, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Zhen-Cheng Wu, Yung-Cheng Lu, Chung-Chi Ko
-
Patent number: 7719090Abstract: A semiconductor device includes: a semiconductor substrate having a p-MOS region; an element isolation region formed in a surface portion of the semiconductor substrate and defining p-MOS active regions in the p-MOS region; a p-MOS gate electrode structure formed above the semiconductor substrate, traversing the p-MOS active region and defining a p-MOS channel region under the p-MOS gate electrode structure; a compressive stress film selectively formed above the p-MOS active region and covering the p-MOS gate electrode structure; and a stress released region selectively formed above the element isolation region in the p-MOS region and releasing stress in the compressive stress film, wherein a compressive stress along the gate length direction and a tensile stress along the gate width direction are exerted on the p-MOS channel region. The performance of the semiconductor device can be improved by controlling the stress separately for the active region and element isolation region.Type: GrantFiled: July 30, 2008Date of Patent: May 18, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Shigeo Satoh
-
Patent number: 7714328Abstract: The present invention provides an electro-optical device capable of achieving an increased light emission efficiency and an enhanced visibility. An organic electroluminescents (EL) display device has a plurality of material layers including a luminescent layer. In a plurality of material layers layered in the direction of light emission from the luminescent layer, first and second insulating interlayers are disposed between a substrate, which is positioned at the outermost surface, and the luminescent layer. The first and second insulating interlayers have a refractive index lower than that of the substrate. Accordingly, by forming predetermined materials having a low refractive index, the resulting low refractive index layers have a low dielectric constant, and consequently, the capacity between wires can be reduced.Type: GrantFiled: March 28, 2007Date of Patent: May 11, 2010Assignee: Seiko Epson CorporationInventor: Takashi Miyazawa
-
Publication number: 20100109131Abstract: In complex metallization systems of sophisticated semiconductor devices, appropriate stress compensation mechanisms may be implemented in order to reduce undue substrate deformation during the overall manufacturing process. For example, additional dielectric material and/or functional layers of one or more metallization layers may be provided with appropriate internal stress levels so as to maintain substrate warpage at a non-critical level, thereby substantially reducing yield losses in the manufacturing process caused by non-reliable attachment of substrates to substrate holders in process and transport tools.Type: ApplicationFiled: September 17, 2009Publication date: May 6, 2010Inventors: Matthias Lehr, Frank Koschinsky, Joerg Hohage
-
Patent number: 7679668Abstract: A first silicon oxide film is formed on the surface of the semiconductor substrate in an area of a vertical transfer channel and a read gate contiguous with each other, and a silicon nitride film is formed on the first silicon oxide film. The silicon nitride film is isotropically etched by using a resist pattern formed on the silicon nitride film as a mask. A second silicon oxide film is formed on the surface of the etched silicon nitride film to form an insulating film containing silicon oxide films and a silicon nitride film. A photoelectric conversion element contiguous with the read gate on the opposite side of the vertical transfer channel is formed. The isotropical etching makes the silicon nitride film cover the vertical transfer channel, extend over the read gate, and have a tapered sidewall. A high quality solid state image pickup device can be manufactured.Type: GrantFiled: September 14, 2006Date of Patent: March 16, 2010Assignee: Fujifilm CorporationInventors: Masanori Nagase, Kaichiro Chiba
-
Patent number: 7651959Abstract: A method of forming a dielectric film includes: introducing a source gas essentially constituted by Si, N, H, and optionally C and having at least one bond selected from Si—N, Si—Si, and Si—H into a reaction chamber where a substrate is placed; depositing a silazane-based film essentially constituted by Si, N, H, and optionally C on the substrate by plasma reaction at ?50° C. to 50° C., wherein the film is free of exposure of a solvent constituted essentially by C, H, and optionally O; and heat-treating the silazane-based film on the substrate in a heat-treating chamber while introducing an oxygen-supplying source into the heat-treating chamber to release C from the film and increase Si—O bonds in the film.Type: GrantFiled: December 3, 2007Date of Patent: January 26, 2010Assignee: ASM Japan K.K.Inventors: Atsuki Fukazawa, Jeongseok Ha, Nobuo Matsuki
-
Publication number: 20100013063Abstract: A method for manufacturing a thin-film device includes forming a separation layer on a substrate, forming a support layer of mainly clay containing silicate mineral having a layered crystal structure on the separation layer, forming a thin-film functional member on the support layer, applying an energy to the separation layer to reduce the adhesion between the substrate and the support layer, and removing the substrate from the support layer and the thin-film functional member.Type: ApplicationFiled: May 14, 2009Publication date: January 21, 2010Applicant: Seiko Epson CorporationInventor: Katsuyoshi Onodera
-
Publication number: 20100013062Abstract: A nonvolatile memory cell is provided. A semiconductor substrate is provided. A conducting layer and a spacer layer are sequentially disposed above the semiconductor substrate. At least a trench having a bottom and plural side surfaces is defined in the conducting layer and the spacer layer. A first oxide layer is formed at the bottom of the trench. A dielectric layer is formed on the first oxide layer, the spacer layer and the plural side surfaces of the trench. A first polysilicon layer is formed in the trench. And a first portion of the dielectric layer on the spacer layer is removed, so that a basic structure for the nonvolatile memory cell is formed.Type: ApplicationFiled: October 2, 2008Publication date: January 21, 2010Applicant: NANYA TECHNOLOGY CORP.Inventors: Shin-Bin Huang, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20090321840Abstract: A semiconductor device having: a semiconductor substrate; an isolation trench formed in a surface portion of the semiconductor substrate and defining an NMOSFET active region and a PMOSFET active region; a silicon oxide film burying only a lower portion of the isolation trench and defining a recess above the lower portion; an NMOSFET structure formed in the NMOSFET active region and having an insulated gate electrode structure and n-type source/drain regions; a PMOSFET structure formed in the PMOSFET active region and having an insulated gate electrode structure and p-type source/drain regions; a tensile stress film covering the NMOSFET structure and extending to the recess surrounding the NMOSFET active region and to the recess outside the PMOSFET active region along a gate width direction; and a compressive stress film covering the PMOSFET structure and extending to the recess outside the PMOSFET active region along a channel length direction.Type: ApplicationFiled: March 26, 2009Publication date: December 31, 2009Applicant: FUJITSU MICROELECTRONICS LIMITEDInventor: Sergey PIDIN
-
Patent number: 7633125Abstract: Integration of silicon boron nitride in high voltage semiconductors is generally described. In one example, a microelectronic apparatus includes a semiconductor substrate upon which transistors of an integrated circuit are formed, a plurality of transistor gates formed upon the semiconductor substrate, a gate spacer dielectric disposed between the gates, and a contact etch stop dielectric disposed upon the gates and gate spacer dielectric, the contact etch stop dielectric comprising silicon boron nitride (SiBN) to reduce breakdown of the contact etch stop dielectric in high voltage applications.Type: GrantFiled: August 31, 2007Date of Patent: December 15, 2009Assignee: Intel CorporationInventors: Donghui Lu, Jun-Yen J. Tewg
-
Patent number: 7626244Abstract: A structure and a method of making the structure. The structure includes a field effect transistor including: a first and a second source/drain formed in a silicon substrate, the first and second source/drains spaced apart and separated by a channel region in the substrate; a gate dielectric on a top surface of the substrate over the channel region; and an electrically conductive gate on a top surface of the gate dielectric; and a dielectric pillar of a first dielectric material over the gate; and a dielectric layer of a second dielectric material over the first and second source/drains, sidewalls of the dielectric pillar in direct physical contact with the dielectric layer, the dielectric pillar having no internal stress or an internal stress different from an internal stress of the dielectric layer.Type: GrantFiled: February 28, 2007Date of Patent: December 1, 2009Assignee: International Business Machines CorporationInventors: Brent Alan Anderson, Edward Joseph Nowak
-
Patent number: 7625641Abstract: A method of forming a crystalline phase material includes: providing stress inducing material within or operatively adjacent a material of a first crystalline phase; and annealing under conditions effective to transform the material to a second crystalline phase. The stress inducing material preferably induces compressive stress during the anneal to lower the activation energy to produce a more dense second crystalline phase. Example compressive stress inducing materials are SiO2, Si3N4, Ge, W and Co. Where the compressive stress inducing material is provided on the same side of a wafer as the crystalline phase material, it is provided to have a thermal coefficient of expansion which is less than that of the first phase crystalline material. Where the compressive stress inducing material is provided on the opposite side of a wafer, it is provided to have a thermal coefficient of expansion which is greater than that of the first phase crystalline material.Type: GrantFiled: June 19, 2006Date of Patent: December 1, 2009Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Sujit Sharan
-
Publication number: 20090289334Abstract: A method of manufacturing a metal gate structure includes providing a substrate (110) having formed thereon a gate dielectric (120), a work function metal (130) adjacent to the gate dielectric, and a gate metal (140) adjacent to the work function metal; selectively forming a sacrificial capping layer (310) centered over the gate metal; forming an electrically insulating layer (161) over the sacrificial capping layer such that the electrically insulating layer at least partially surrounds the sacrificial capping layer; selectively removing the sacrificial capping layer in order to form a trench (410) aligned to the gate metal in the electrically insulating layer; and filling the trench with an electrically insulating material in order to form an electrically insulating cap (150) centered on the gate metal.Type: ApplicationFiled: May 21, 2008Publication date: November 26, 2009Inventors: Willy Rachmady, Soley Ozer, Jason Klaus
-
Publication number: 20090283874Abstract: Disclosed is a semiconductor device manufacturing method in which a silicon nitride film is formed to cover an n-channel transistor formed on a semiconductor substrate and to apply a tensile stress in a channel length direction to a channel of the n-channel transistor, the method includes: forming a first-layer silicon nitride film above the n-channel transistor; irradiating the first-layer silicon nitride film with ultraviolet radiation; and after the ultraviolet irradiation, forming at least one silicon nitride film thinner than the first-layer silicon nitride film above the first-layer silicon nitride film. Silicon nitride films formed to apply the tensile stress is formed by respective steps.Type: ApplicationFiled: March 20, 2009Publication date: November 19, 2009Inventors: Toshiaki IDAKA, Kazuyuki Yahiro
-
Patent number: 7615457Abstract: A method is provided for making a bipolar transistor which includes a tapered, i.e. frustum-shaped, collector pedestal having an upper substantially planar surface, a lower surface, and a slanted sidewall extending between the upper surface and the lower surface, the upper surface having substantially less area than the lower surface. The collector pedestal can be formed on a surface of a collector active region exposed within an opening extending through first and second overlying dielectric regions, where the opening defines vertically aligned edges of the first and second dielectric regions.Type: GrantFiled: July 25, 2008Date of Patent: November 10, 2009Assignee: International Business Machines CorporationInventors: Hiroyuki Akatsu, Rama Divakaruni, Gregory G. Freeman, David R. Greenberg, Marwan H. Khater, William R. Tonti
-
Publication number: 20090179308Abstract: According to one embodiment of the present invention, a method of manufacturing a semiconductor device is provided. The method includes: forming a semiconductor structure; forming a stress liner over the semiconductor structure; and changing the stress properties of at least a part of the stress liner.Type: ApplicationFiled: January 14, 2008Publication date: July 16, 2009Inventor: Chris Stapelmann
-
Patent number: 7550823Abstract: A nonvolatile memory cell is capable of reducing an excessive current leakage due to a rough surface of a polysilicon and of performing even at a low temperature process by forming the first oxide film including a silicon oxynitride (SiOxNy) layer using nitrous oxide plasma and by forming a plurality of silicon nanocrystals in a nitride film by implanting a silicon nanocrystal on the nitride film by an ion implantation method, and a fabricating method thereof and a memory apparatus including the nonvolatile memory cell.Type: GrantFiled: July 13, 2007Date of Patent: June 23, 2009Assignee: Samsung Mobile Display Co., Ltd.Inventors: Byoung Deog Choi, Jun Sin Yi, Sung Wook Jung, Sung Hyung Hwang
-
Patent number: 7544983Abstract: Following CMP, a magnetic tunnel junction stack may protrude through the oxide that surrounds it, making it susceptible to possible shorting to its sidewalls. The present invention overcomes this problem by depositing silicon nitride spacers on these sidewalls prior to oxide deposition and CMP. So, even though the stack may protrude through the top surface of the oxide after CMP, the spacers serve to prevent possible later shorting to the stack.Type: GrantFiled: July 3, 2007Date of Patent: June 9, 2009Assignees: Headway Technologies, Inc., Applied Spintronics, Inc.Inventor: Lin Yang
-
Publication number: 20090134450Abstract: Provided is a tunneling insulating layer, a flash memory device including the same that increases a program/erase operation speed of the flash memory device and has improved data retention in order to increase reliability of the flash memory device, a memory card and system including the flash memory device, and methods of manufacturing the same. A tunneling insulating layer may include a first region and a second region on the first region, wherein the first region has a first nitrogen atomic percent, the second region has a second nitrogen atomic percent, and the second nitrogen atomic percent is less than the first nitrogen atomic percent.Type: ApplicationFiled: May 22, 2008Publication date: May 28, 2009Inventors: Chul-sung Kim, Si-young Choi, Bon-young Koo, Ki-hyun Hwang, Young-Jin Noh
-
Publication number: 20090108415Abstract: By forming an intermediate etch stop material or by appropriately positioning an additional etch stop material in a spacer structure of a polysilicon line, the probability of exposing a shallow doped region of an active semiconductor region during a critical contact etch step for forming rectangular contacts may be significantly reduced. Thus, leakage current, which may conventionally be created by etching into shallow doped regions during the contact etch step, may be reduced.Type: ApplicationFiled: April 22, 2008Publication date: April 30, 2009Inventors: Markus LENSKI, Stephan KRUEGEL, Andreas GEHRING
-
Publication number: 20090102027Abstract: An object of the present invention is to provide a semiconductor device including an insulating layer with a high dielectric strength voltage, a low dielectric constant, and low hygroscopicity. Another object of the present invention is to provide an electronic appliance with high performance and high reliability, which uses the semiconductor device. An insulator containing nitrogen, such as silicon oxynitride or silicon nitride oxide, and an insulator containing nitrogen and fluorine, such as silicon oxynitride added with fluorine or silicon nitride oxide added with fluorine, are alternately deposited so that an insulating layer is formed. By sandwiching an insulator containing nitrogen and fluorine between insulators containing nitrogen, the insulator containing nitrogen and fluorine can be prevented from absorbing moisture and thus a dielectric strength voltage can be increased. Further, an insulator contains fluorine so that a dielectric constant can be reduced.Type: ApplicationFiled: October 1, 2008Publication date: April 23, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Satoshi TORIUMI, Noriyoshi SUZUKI
-
Publication number: 20090096008Abstract: A nonvolatile memory device having a blocking insulating layer with an excellent data retention property and a method of fabricating the same are provided. The nonvolatile memory device may include a semiconductor substrate having a channel region formed therein; and a gate stack including a tunneling insulating layer, a charge storing layer, a blocking insulating layer and a control gate electrode sequentially stacked on the channel region of the semiconductor substrate. The blocking insulating layer may comprise a lanthanum aluminum oxide having a formula of La2-xAlxOy and the composition parameter x may be 1<x<2.Type: ApplicationFiled: October 10, 2008Publication date: April 16, 2009Inventors: Sun-jung Kim, Young-geun Park, Han-mei Choi, Seung-hwan Lee, Se-hoon Oh, Young-sun Kim, Sung-tae Kim
-
Patent number: 7518246Abstract: The use of atomic layer deposition (ALD) to form a nanolaminate layered dielectric layer of cerium oxide and aluminum oxide acting as a single dielectric layer with a ratio of approximately two to one between the cerium oxide and the aluminum oxide, and a method of fabricating such a dielectric layer is described. The described arrangement produces a reliable structure with a high dielectric constant (high-k) for use in a variety of electronic devices. The dielectric structure is formed by depositing cerium oxide by atomic layer deposition onto a substrate surface using precursor chemicals, followed by depositing aluminum oxide onto the substrate using precursor chemicals, and repeating to form the thin laminate structure.Type: GrantFiled: September 28, 2006Date of Patent: April 14, 2009Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 7518193Abstract: Disclosed is a semiconductor structure and associated method of performing the structure with good performance and stability trade-offs for digital circuits and SRAM cells and/or analog FETs on the same chip. Specifically, a dual-strain layer is formed over digital circuits and the other devices on a chip. The dual-strain layer comprises tensile sections above digital logic n-type transistors, compressive sections above digital logic p-type transistors and additional tensile sections above SRAM cells and/or analog FETs. An amorphization ion-implant is performed to relax the strain over SRAM cell p-FETs and, thereby, eliminate variability and avoid p-FET performance degradation in the SRAM cells. Additionally, this ion-implant can relax the strain above both analog p-FETs and n-FETs and, thereby, eliminate variability and the coupling of the logic device process to the analog FETs and provide more predictable and well-controlled analog FETs.Type: GrantFiled: January 10, 2006Date of Patent: April 14, 2009Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 7511360Abstract: N channel and P channel transistors are enhanced by applying stressor layers of tensile and compressive, respectively, over them. A previously unknown problem was discovered concerning the two stressor layers, which both may conveniently be nitride but made somewhat differently. The two stressors have different etch rates which results in deleterious effects when etching a contact hole at the interface between the two stressors. A contact to a gate is often preferably half way between N and P channel transistors which is also the seemingly best location for the border between the two stressor layers. The contact etch at the border can result in pitting of the underlying gate structure or in residual nitride in the contact hole. Therefore, it has been found beneficial to ensure that each contact is at least some predetermined distance from the stressor of the opposite type from the one the contact is passing through.Type: GrantFiled: December 14, 2005Date of Patent: March 31, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Mehul D. Shroff, Paul A. Grudowski
-
Patent number: 7511381Abstract: A thin film transistor (TFT) and a method of manufacturing the same are provided. The TFT includes a transparent substrate, an insulating layer on a region of the transparent substrate, a monocrystalline silicon layer, which includes source, drain, and channel regions, on the insulating layer and a gate insulating film and a gate electrode on the channel region of the monocrystalline silicon layer.Type: GrantFiled: October 13, 2005Date of Patent: March 31, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Takashi Noguchi, Wenxu Xianyu, Hans S. Cho, Huaxiang Yin
-
Patent number: 7508053Abstract: A method of manufacturing a metal-oxide-semiconductor (MOS) transistor device is disclosed. A gate dielectric layer is formed on an active area of a substrate. A gate electrode is patterned on the gate dielectric layer. The gate electrode has vertical sidewalls and a top surface. A liner is formed on the vertical sidewalls of the gate electrode. A nitride spacer is formed on the liner. An ion implanted is performed to form a source/drain region. After salicide process, an STI region that isolates the active area is recessed, thereby forming a step height at interface between the active area and the STI region. The nitride spacer is removed. A nitride cap layer that borders the liner is deposited. The nitride cap layer has a specific stress status.Type: GrantFiled: October 29, 2007Date of Patent: March 24, 2009Assignee: United Microelectronics Corp.Inventors: Shyh-Fann Ting, Cheng-Tung Huang, Wen-Han Hung, Tzyy-Ming Cheng, Tzer-Min Shen, Yi-Chung Sheng
-
Patent number: 7492014Abstract: A semiconductor device wherein the same metal gate material is used for both an n-channel CMOS transistor and a p-channel CMOS transistor and a manufacturing method therefor are disclosed. The n-channel transistor includes an impurity region, a first gate laminated body that has a gate oxide film and a gate electrode but does not have a gate electrode sidewall insulating film, and a first silicon nitride film that has a tensile stress and covers the surface of a semiconductor substrate and the first gate laminated body. The p-channel transistor includes an impurity region; a second gate laminated body that has a gate oxide film, a gate electrode, and a gate electrode sidewall insulating film; and a second silicon nitride film that has a compressive stress and covers the surface of the semiconductor substrate and the second gate laminated body.Type: GrantFiled: June 13, 2005Date of Patent: February 17, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Sergey Pidin
-
Patent number: 7482677Abstract: In a method of manufacturing a dielectric structure, after a tunnel oxide layer pattern is formed on a substrate, a floating gate is formed on the tunnel oxide layer. After a first dielectric layer pattern including a metal silicon oxide and a second dielectric layer pattern including a metal silicon oxynitride are formed, a control gate is formed on the dielectric structure. Since the dielectric structure includes at least one metal silicon oxide layer and at least one metal silicon oxynitride layer, the dielectric structure may have a high dielectric constant and a good thermal resistance. A non-volatile semiconductor memory device including the dielectric structure may have good electrical characteristics such as a large capacitance and a low leakage current.Type: GrantFiled: January 25, 2006Date of Patent: January 27, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Cheol Lee, Sung-Tae Kim, Young-Sun Kim, Cha-Young Yoo, Gab-Jin Nam, Young-Geun Park, Jae-Hyoung Choi, Jae-Hyun Yeo, Ha-Jin Lim, Yun-Seok Kim
-
Publication number: 20090004805Abstract: A method for fabricating a transistor on a semiconductor wafer includes providing a partial transistor containing a gate stack, extension regions, and source/drain sidewalls. The method also includes performing a source/drain implant of the semiconductor wafer, forming a cap layer over the semiconductor wafer, and performing a source/drain anneal. In addition, the method includes performing a damage implant of the cap layer and removing the cap layer over the semiconductor wafer.Type: ApplicationFiled: June 29, 2007Publication date: January 1, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Mahalingam Nandakumar, Wayne Bather, Narendra Singh Mehta
-
Patent number: 7470976Abstract: A method for manufacturing an organic EL device comprising: coating a composition including an organic EL material on a plurality of electrodes to form an organic EL layer on each electrode; defining an effectively optical area in which the plurality of electrodes are formed; and defining a coating area which is broader than the effectively optical area, on which the composition including an organic EL material is to be coated. According to this method, a uniform display device without uneven luminance and uneven chrominance within a pixel or among a plurality of pixels in the effectively optical area can be obtained.Type: GrantFiled: July 8, 2005Date of Patent: December 30, 2008Assignee: Seiko Epson CorporationInventors: Shunichi Seki, Katsuyuki Morii
-
Publication number: 20080277715Abstract: In a film formation method of a semiconductor device including a plurality of silicon-based transistors or capacitors, there exist hydrogen at least in a part of the silicon surface in advance, and the film formation method removes the hydrogen by exposing the silicon surface to a first inert gas plasma. Thereafter a silicon compound layer is formed on the surface of the silicon gas by generating plasma while using a mixed gas of a second inert gas and one or more gaseous molecules, such that there is formed a silicon compound layer containing at least a pat of the elements constituting the gaseous molecules, on the surface of the silicon gas.Type: ApplicationFiled: October 31, 2007Publication date: November 13, 2008Inventors: Tadahiro Ohmi, Shigetoshi Sugawa, Masaki Hirayama, Yasuyuki Shirai
-
Patent number: 7446395Abstract: The present invention provides a semiconductor device having dual nitride liners, a silicide layer, and a protective layer beneath one of the nitride liners for preventing the etching of the silicide layer. A first aspect of the invention provides a semiconductor device comprising a protective layer adjacent a first device, a first silicon nitride liner over the protective layer, a second silicon nitride liner adjacent a second device, and a first silicide layer adjacent the first device and a second silicide layer adjacent the second device, wherein a thickness is substantially the same in the first and second silicide layers.Type: GrantFiled: August 28, 2007Date of Patent: November 4, 2008Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Ying Li, Rajeev Malik, Shreesh Narasimha
-
Patent number: 7446394Abstract: A semiconductor device in which selectivity in epitaxial growth is improved. There is provided a semiconductor device comprising a gate electrode formed over an Si substrate, which is a semiconductor substrate, with a gate insulating film therebetween and an insulating layer formed over sides of the gate electrode and containing a halogen element. With this semiconductor device, a silicon nitride film which contains the halogen element is formed over the sides of the gate electrode when an SiGe layer is formed over the Si substrate. Therefore, the SiGe layer epitaxial-grows over the Si substrate with high selectivity. As a result, an OFF-state leakage current which flows between, for example, the gate electrode and source/drain regions is suppressed and a manufacturing process suitable for actual mass production is established.Type: GrantFiled: March 13, 2007Date of Patent: November 4, 2008Assignee: Fujitsu LimitedInventors: Masahiro Fukuda, Yosuke Shimamune, Masaaki Koizuka, Katsuaki Ookoshi
-
Patent number: 7432216Abstract: The technique capable of reducing the power consumption in the MISFET by suppressing the scattering of the carriers due to the fixed charges is provided. A silicon oxynitride film with a physical thickness of 1.5 nm or more and the relative dielectric constant of 4.1 or higher is formed at the interface between a semiconductor substrate and an alumina film. By so doing, a gate insulator composed of the silicon oxynitride film and the alumina film is constituted. The silicon oxynitride film is formed by performing a thermal treatment of a silicon oxide film formed on the semiconductor substrate in a NO or N2O atmosphere. In this manner, the fixed charges in the silicon oxynitride film are set to 5×1012 cm?2 or less, and the fixed charges in the interface between the silicon oxynitride film and the alumina film are set to 5×1012 cm?2 or more.Type: GrantFiled: August 15, 2006Date of Patent: October 7, 2008Assignee: Hitachi, Ltd.Inventors: Yasuhiro Shimamoto, Shinichi Saito, Shimpei Tsujikawa
-
Patent number: 7423330Abstract: A semiconductor device includes: a semiconductor substrate having a p-MOS region; an element isolation region formed in a surface portion of the semiconductor substrate and defining p-MOS active regions in the p-MOS region; a p-MOS gate electrode structure formed above the semiconductor substrate, traversing the p-MOS active region and defining a p-MOS channel region under the p-MOS gate electrode structure; a compressive stress film selectively formed above the p-MOS active region and covering the p-MOS gate electrode structure; and a stress released region selectively formed above the element isolation region in the p-MOS region and releasing stress in the compressive stress film, wherein a compressive stress along the gate length direction and a tensile stress along the gate width direction are exerted on the p-MOS channel region. The performance of the semiconductor device can be improved by controlling the stress separately for the active region and element isolation region.Type: GrantFiled: October 22, 2004Date of Patent: September 9, 2008Assignee: Fujitsu LimitedInventor: Shigeo Satoh
-
Publication number: 20080203523Abstract: Disclosed herein are embodiments of a semiconductor structure and an associated method of forming the semiconductor structure with shallow trench isolation structures having selectively adjusted reflectance and absorption characteristics in order to ensure uniform temperature changes across a wafer during a rapid thermal anneal and, thereby, limit variations in device performance. Also disclosed are embodiments of another semiconductor structure and an associated method of forming the semiconductor structure with devices having selectively adjusted reflectance and absorption characteristics in order to either selectively vary the performance of individual devices (e.g., to form devices with different threshold voltages (Vt) on the same wafer) and/or to selectively optimize the anneal temperature of individual devices (e.g., to ensure optimal activation temperatures for n-type and p-type dopants during anneals).Type: ApplicationFiled: February 26, 2007Publication date: August 28, 2008Inventors: Brent A. Anderson, Edward J. Nowak
-
Publication number: 20080203544Abstract: Disclosed are embodiments of semiconductor wafer structures and associated methods of forming the structures with balanced reflectance and absorption characteristics. The reflectance and absorption characteristics are balanced by manipulating thin film interferences. Specifically, thin film interferences are manipulated by selectively varying the thicknesses of the different films. Alternatively, reflectance and absorption characteristics can be balanced by incorporating an additional reflectance layer into the wafer structure above the substrate.Type: ApplicationFiled: February 26, 2007Publication date: August 28, 2008Inventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 7414290Abstract: A double gate transistor comprises a substrate (105, 905) and first and second electrically insulating layers (110, 910), (120, 920). The first and second electrically insulating layers form a fin (130, 930). A first gate dielectric (140,940) is at a first side (131, 931) of the fin and a second gate dielectric (150, 950) is at a second side (132, 932) of the fin. A first metal region (160, 960) is adjacent to the first gate dielectric and has a first surface (161, 961), and a second metal region (170, 970) is adjacent to the second gate dielectric and has a second surface (171, 971). The first electrically insulating layer has a third surface (111, 911), the second electrically insulating layer has a fourth surface (121, 921), and the first surface and the second surface lie between the third and fourth surfaces.Type: GrantFiled: June 23, 2006Date of Patent: August 19, 2008Assignee: Intel CorporationInventors: Ibrahim Ban, Uday Shah
-
Publication number: 20080173985Abstract: A dielectric cap and related methods are disclosed. In one embodiment, the dielectric cap includes a dielectric material having an optical band gap (e.g. greater than about 3.0 electron-Volts) to substantially block ultraviolet radiation during a curing treatment, and including nitrogen with electron donor, double bond electrons.Type: ApplicationFiled: January 24, 2007Publication date: July 24, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael P. Belyansky, Griselda Bonilla, Xiao Hu Liu, Son Van Nguyen, Thomas M. Shaw, Hosadurga K. Shobha, Daewon Yang
-
Publication number: 20080173986Abstract: A method for making a semiconductor device is provided which comprises (a) providing a semiconductor structure equipped with a gate (209) and a channel region, said channel region being associated with the gate; (b) depositing a first sub-layer (231) of a first stressor material over the semiconductor structure, said first stressor material containing silicon-nitrogen bonds and imparting tensile stress to the semiconductor structure; (c) curing the first stressor material through exposure to a radiation source; (d) depositing a second sub-layer (233) of a second stressor material over the first sub-layer, said second stressor material containing silicon-nitrogen bonds and imparting tensile stress to the semiconductor structure; and (e) curing the second sub-layer of stressor material through exposure to a radiation source.Type: ApplicationFiled: January 11, 2008Publication date: July 24, 2008Inventors: Kurt H. Junker, Paul A. Grudowski, Xiang-Zheng Bo, Tien Ying Luo
-
Patent number: RE41866Abstract: There is disclosed a semiconductor device having an MOS gate for reducing variations in threshold voltage (Vth) with time wherein a surface protective film is not formed in a device area including channels but only in a device peripheral area, thereby reducing the amount of hydrogen atoms migrating to a silicon-silicon oxide interface in a cell area and, accordingly, reducing the number of Si—H chemical bonds at the interface.Type: GrantFiled: June 27, 2001Date of Patent: October 26, 2010Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Mitsuhiro Yano, Kouichi Mochizuki