With Specified Impurity Concentration Gradient Patents (Class 257/655)
-
Publication number: 20100006899Abstract: A semiconductor device is disclosed as having a substrate portion that includes a plurality of diffusion regions that include at least one p-type diffusion region and at least one n-type diffusion region. A gate electrode level region is formed above the substrate portion to include a number of conductive features defined to extend in only a first parallel direction. Each of the conductive features within the gate electrode level region is fabricated from a respective originating rectangular-shaped layout feature. Some of the conductive features within the gate electrode level region extend over the p-type diffusion regions to form respective PMOS transistor devices. Also, some of the conductive features within the gate electrode level region extend over the n-type diffusion regions to form respective NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the gate electrode level region.Type: ApplicationFiled: September 16, 2009Publication date: January 14, 2010Applicant: Tela Innovations, Inc.Inventors: Scott T. Becker, Michael C. Smayling
-
Publication number: 20100006986Abstract: A restricted layout region is defined to include a diffusion level layout that includes a plurality of diffusion region layout shapes to be formed within a portion of a substrate of a semiconductor device. The plurality of diffusion region layout shapes are defined in a non-symmetrical manner relative to a centerline defined to bisect the diffusion level layout of the restricted layout region. The plurality of diffusion region layout shapes include a p-type diffusion region layout shape and an n-type diffusion region layout shape separated by a central inactive region. A gate electrode level layout is defined include a number of rectangular-shaped layout features placed to extend in only a first parallel direction, and defined along at least four different lines of extent in the first parallel direction. The restricted layout region corresponds to an entire gate electrode level of a cell layout.Type: ApplicationFiled: September 16, 2009Publication date: January 14, 2010Applicant: Tela Innovations, Inc.Inventors: Scott T. Becker, Michael C. Smayling
-
Publication number: 20100006898Abstract: A restricted layout region includes a diffusion level layout that includes a number of diffusion region layout shapes to be formed within a portion of a substrate of a semiconductor device. The diffusion region layout shapes define at least one p-type diffusion region and at least one n-type diffusion region. The restricted layout region includes a gate electrode level layout defined to include rectangular-shaped layout features placed to extend in only a first parallel direction. Some of the rectangular-shaped layout features form gate electrodes of respective PMOS transistor devices, and some of the rectangular-shaped layout features form gate electrodes of respective NMOS transistor devices. A total number of the PMOS transistor devices and the NMOS transistor devices in the restricted layout region of the semiconductor device is greater than or equal to eight. Additionally, the restricted layout region corresponds to an entire gate electrode level of a cell layout.Type: ApplicationFiled: September 16, 2009Publication date: January 14, 2010Applicant: Tela Innovations, Inc.Inventors: Scott T. Becker, Michael C. Smayling
-
Publication number: 20100006902Abstract: A substrate portion of a semiconductor device is formed to include a plurality of diffusion regions that are defined in a non-symmetrical manner relative to a virtual line defined to bisect the substrate portion. A gate electrode level region is formed above the substrate portion to include a number of conductive features defined to extend in only a first parallel direction. Each of the number of conductive features within the gate electrode level region is fabricated from a respective originating rectangular-shaped layout feature. The conductive features within the gate electrode level region are defined along at least four different virtual lines of extent in the first parallel direction. A width size of the conductive features within the gate electrode level region is measured perpendicular to the first parallel direction and is less than a wavelength of light used in a photolithography process to fabricate the conductive features.Type: ApplicationFiled: September 16, 2009Publication date: January 14, 2010Applicant: Tela Innovations, Inc.Inventors: Scott T. Becker, Michael C. Smayling
-
Publication number: 20100006903Abstract: A semiconductor device includes a substrate portion having a plurality of diffusion regions defined in a non-symmetrical manner relative to a virtual line defined to bisect the substrate portion. A gate electrode level region is formed above the substrate portion to include a number of conductive features defined to extend in only a first parallel direction and fabricated from a respective originating rectangular-shaped layout feature. The gate electrode level region includes conductive features defined along at least four different virtual lines of extent in the first parallel direction. A width size of the conductive features within the gate electrode level region is measured perpendicular to the first parallel direction. Within a five wavelength photolithographic interaction radius within the gate electrode level region, the width size of the conductive features is less than 193 nanometers, which is the wavelength of light used in a photolithography process to fabricate the conductive features.Type: ApplicationFiled: September 16, 2009Publication date: January 14, 2010Applicant: Tela Innovations, Inc.Inventors: Scott T. Becker, Michael C. Smayling
-
Publication number: 20100001321Abstract: A restricted layout region in a layout of a semiconductor device is disclosed to include a diffusion level layout including a plurality of diffusion region layout shapes. The plurality of diffusion region layout shapes are defined in a non-symmetrical manner relative to a centerline defined to bisect the diffusion level layout. A gate electrode level layout is defined to include a number of linear-shaped layout features placed to extend in only a first parallel direction. Each of the number of the linear-shaped layout features within the gate electrode level layout of the restricted layout region is rectangular-shaped. The gate electrode level layout includes linear-shaped layout features defined along at least four different lines of extent in the first parallel direction. Each of a number of interconnect level layouts is defined to pattern conductive features within corresponding interconnect levels above the gate electrode level.Type: ApplicationFiled: September 16, 2009Publication date: January 7, 2010Applicant: Tela Innovations, Inc.Inventors: Scott T. Becker, Michael C. Smayling
-
Publication number: 20090283875Abstract: Self-supported film and silicon wafer obtained by sintering. A silicon wafer for a photovoltaic cell is produced by a debinding step of a self-supported film formed of at least one main thin layer comprising at least 50% volume of silicon particles, devoid of silicon oxide and encapsulated in a polymer matrix protecting them against oxidation, followed by a sintering step to form the silicon wafer.Type: ApplicationFiled: May 13, 2009Publication date: November 19, 2009Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUEInventors: Jean-Paul Garandet, Beatrice Drevet, Luc Federzoni
-
Patent number: 7619672Abstract: A retrograde well structure for a CMOS imager that improves the quantum efficiency and signal-to-noise ratio of the imager. The retrograde well comprises a doped region with a vertically graded dopant concentration that is lowest at the substrate surface, and highest at the bottom of the well. A single retrograde well may have a single pixel sensor cell, multiple pixel sensor cells, or even an entire array of pixel sensor cells formed therein. The highly concentrated region at the bottom of the retrograde well repels signal carriers from the photosensor so that they are not lost to the substrate, and prevents noise carriers from the substrate from diffusing up into the photosensor. Also disclosed are methods for forming the retrograde well.Type: GrantFiled: January 22, 2004Date of Patent: November 17, 2009Assignee: Aptina Imaging CorporationInventors: Howard E. Rhodes, Mark Durcan
-
Publication number: 20090278239Abstract: In a silicon wafer having an oxygen precipitate layer, a depth of DZ layer ranging from a wafer surface to an oxygen precipitate layer is 2 to 10 ?m and an oxygen precipitate concentration of the oxygen precipitate layer is not less than 5×107 precipitates/cm3.Type: ApplicationFiled: May 6, 2009Publication date: November 12, 2009Applicant: Sumco CorporationInventors: Takaaki Shiota, Takashi Nakayama, Tomoyuki Kabasawa
-
Publication number: 20090267200Abstract: A method for manufacturing a semiconductor device by laser annealing. One embodiment provides a semiconductor substrate having a first surface and a second surface. The second surface is arranged opposite to the first surface. A first dopant is introduced into the semiconductor substrate at the second surface such that its peak doping concentration in the semiconductor substrate is located at a first depth with respect to the second surface. A second dopant is introduced into the semiconductor surface at the second surface such that its peak doping concentration in the semiconductor substrate is located at a second depth with respect to the second surface, wherein the first depth is larger than the second depth. At least a first laser anneal is performed by directing at least one laser beam pulse onto the second surface to melt the semiconductor substrate, at least in sections, at the second surface.Type: ApplicationFiled: April 28, 2008Publication date: October 29, 2009Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Thomas Gutt, Frank Umbach, Hans Peter Felsl, Manfred Pfaffenlehner, Franz-Josef Niedernostheide, Holger Schulze
-
Publication number: 20090261348Abstract: In a semiconductor device using a SiC substrate, a Junction Termination Edge (JTE) layer is hardly affected by fixed charge so that a stable dielectric strength is obtained. A semiconductor device according to a first aspect of the present invention includes a SiC epi-layer having n type conductivity, an impurity region in a surface of the SiC epi-layer and having p type conductivity, and JTE layers adjacent to the impurity region, having p type conductivity, and having a lower impurity concentration than the impurity region. The JTE layers are spaced by a distance from an upper surface of the SiC epi-layer, and SiC regions having n type conductivity are present on the JTE layers.Type: ApplicationFiled: May 9, 2006Publication date: October 22, 2009Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Yoichiro Tarui, Ken-ichi Ohtsuka, Masayuki Imaizumi
-
Publication number: 20090236697Abstract: A semiconductor device includes a super junction region that has a first-conductivity-type first semiconductor pillar region and a second-conductivity-type second semiconductor pillar region alternately provided on the semiconductor substrate. The first semiconductor pillar region and the second semiconductor pillar region in a termination region have a lamination form resulting from alternate lamination of the first semiconductor pillar region and the second semiconductor pillar region on the top surface of the semiconductor substrate. The first semiconductor pillar region and/or the second semiconductor pillar region at a corner part of the termination region exhibit an impurity concentration distribution such that a plurality of impurity concentration peaks appear periodically.Type: ApplicationFiled: March 13, 2009Publication date: September 24, 2009Applicant: Kabushiki Kaisha ToshibaInventors: Syotaro ONO, Wataru SAITO, Nana HATANO, Masaru IZUMISAWA, Yasuto SUMI, Hiroshi OHTA, Wataru SEKINE, Miho WATANABE
-
Patent number: 7586123Abstract: A thin film transistor array substrate and a fabricating method thereof are disclosed. The thin film transistor array substrate protects a thin film transistor without a protective film and accordingly reduces the manufacturing cost. In the thin film transistor array substrate, a gate electrode is connected to a gate line. A source electrode is connected to a data line crossing the gate line to define a pixel area. A drain electrode is opposed to the source electrode with a channel therebetween. A semiconductor layer is in the channel. A pixel electrode in the pixel area contacts the drain electrode over substantially the entire overlapping area between the two. A channel protective film is provided on-the semiconductor layer corresponding to the channel to protect the semiconductor layer.Type: GrantFiled: June 10, 2005Date of Patent: September 8, 2009Assignee: LG. Display Co., Ltd.Inventors: Young Seok Choi, Byung Yong Ahn, Ki Sul Cho, Hong Woo Yu
-
Publication number: 20090205705Abstract: The invention proposes a method for producing a semiconductor component, such as a thin-layer solar cell. The method involves providing a doped semiconductor carrier substrate (1), producing a separating layer (2), for example a porous layer, on one surface of the semiconductor carrier substrate, depositing a doped semiconductor layer (3) over the separating layer and detaching the deposited semiconductor layer from the semiconductor carrier substrate. In line with the invention, process parameters such as the process temperature and time are chosen during the manufacturing process such that dopants can diffuse from the separation layer into the deposited semiconductor layer in order to form a specifically doped surface area (4). Specific use of solid-state diffusion makes it possible to simplify the manufacturing process over conventional fabrication methods in this manner.Type: ApplicationFiled: March 20, 2007Publication date: August 20, 2009Applicant: Institut Fur Solarenergieforschung (ISFH)Inventors: Rolf Brendel, Barbara Terheiden, Andreas Wolf
-
Patent number: 7569913Abstract: A method for forming an etch-stop layer and a resulting structure fabricated therefrom. The etch-stop layer has a semiconductor layer having a first surface and a boron layer formed below the first surface of the semiconductor layer. The boron layer has a full-width half-maximum (FWHM) thickness value of less than 100 nanometers. The boron layer is formed by a chemical vapor deposition (CVD) system.Type: GrantFiled: October 26, 2006Date of Patent: August 4, 2009Assignee: Atmel CorporationInventor: Darwin G. Enicks
-
Patent number: 7569914Abstract: With conventional device, the quantity of complex defects differs with each semiconductor device because the concentration of impurities intrinsically contained differs for each silicon wafer. Consequently, there is an undesirable variation in characteristics among the semiconductor devices. The invention provides a method for manufacturing PIN type diode which comprises an intermediate semiconductor region in which complex defects are formed. The method comprises introducing impurities (for example, carbon), which are the same kind of impurities intrinsically contained in the intermediate semiconductor region, into the intermediate semiconductor region, and irradiating the intermediate semiconductor region with helium ions to form point defects.Type: GrantFiled: September 27, 2007Date of Patent: August 4, 2009Assignee: Toyota Jidosha Kabushiki KaishaInventors: Shinya Yamazaki, Tomoyoshi Kushida, Takahide Sugiyama
-
Patent number: 7566951Abstract: A silicon structure with improved protection against failures induced by excess radiation-induced charge carrier migration from the bulk region into the near-surface region. The structure comprises bulk and near-surface regions that are doped with a dopant, wherein the concentration in the near-surface region is at least 10 times the maximum concentration, c, of dopant in the bulk region. The structure further comprises a transition region between the bulk and near-surface regions extending less than about 1 ?m from the near-surface region toward the central plane.Type: GrantFiled: April 21, 2006Date of Patent: July 28, 2009Assignee: MEMC Electronic Materials, Inc.Inventor: Michael R. Seacrist
-
Publication number: 20090179231Abstract: This invention includes methods of forming layers comprising epitaxial silicon, and field effect transistors. In one implementation, a method of forming a layer comprising epitaxial silicon comprises epitaxially growing a silicon-comprising layer from an exposed monocrystalline material. The epitaxially grown silicon comprises at least one of carbon, germanium, and oxygen present at a total concentration of no greater than 1 atomic percent. In one implementation, the layer comprises a silicon germanium alloy comprising at least 1 atomic percent germanium, and further comprises at least one of carbon and oxygen at a total concentration of no greater than 1 atomic percent. Other aspects and implementations are contemplated.Type: ApplicationFiled: March 24, 2009Publication date: July 16, 2009Inventors: Nirmal Ramaswamy, Gurtej S. Sandhu, Cem Basceri, Eric R. Blomiley
-
Patent number: 7557397Abstract: A pixel including a substrate of a first conductivity type and having a surface, a photodetector of a second conductivity type that is opposite the first conductivity type, a floating diffusion region of the second conductivity type, a transfer region between the photodetector and the floating diffusion, a gate positioned above the transfer region and partially overlapping the photodetector, and a pinning layer of the first conductivity type extending at least across the photodetector from the gate.Type: GrantFiled: February 16, 2007Date of Patent: July 7, 2009Assignee: Aptina Imaging CorporationInventors: Chintamani P. Palsule, Changhoon Choi, Fredrick P. LaMaster, John H. Stanback, Thomas E. Dungan, Thomas Joy, Homayoon Haddad
-
Patent number: 7531891Abstract: A semiconductor device having improved adhesiveness between films composing an interlayer insulating film is presented by providing multilayered films in the interlayer insulating films having film density distribution, in which the film density is gradually changes. A SiOC film is deposited to a thickness of 300 nm via a plasma CVD process, in which a flow rate of trimethylsilane gas is stepwise increased. In this case, the film density of the deposited SiOC film is gradually decreased by stepwise increasing the flow rate of trimethylsilane gas. Since trimethylsilane contains methyl group, trimethylsilane has more bulky molecular structure in comparison with monosilane or the like. Thus, the film density is decreased by increasing the amount of trimethylsilane in the reactant gas.Type: GrantFiled: December 8, 2004Date of Patent: May 12, 2009Assignee: NEC Electronics CorporationInventors: Koichi Ohto, Tatsuya Usami, Yoichi Sasaki
-
Patent number: 7525170Abstract: An arrangement of pillar shaped p-i-n diodes having a high aspect ration are formed on a semiconductor substrate. Each device is formed by an intrinsic or lightly doped region (i-region) positioned between a P+ region and an N+ region at each end of the pillar. The arrangement of pillar p-i-n diodes is embedded in an optical transparent medium. For a given surface area, more light energy is absorbed by the pillar arrangement of p-i-n diodes than by conventional planar p-i-n diodes. The pillar p-i-n diodes are preferably configured in an array formation to enable photons reflected from one pillar p-i-n diode to be captured and absorbed by another p-i-n diode adjacent to the first one, thereby optimizing the efficiency of energy conversion.Type: GrantFiled: October 4, 2006Date of Patent: April 28, 2009Assignee: International Business Machines CorporationInventors: Louis Lu-Chen Hsu, Jack A. Mandelman, Kangguo Cheng
-
Publication number: 20090095956Abstract: A semiconductor device of the present invention is arranged in such a manner that a MOS non-single-crystal silicon thin-film transistor including a non-single-crystal silicon thin film made of polycrystalline silicon, a MOS single-crystal silicon thin-film transistor including a single-crystal silicon thin film, and a metal wiring are provided on an insulating substrate. With this arrangement, (i) a semiconductor device in which a non-single-crystal silicon thin film and a single-crystal silicon thin-film device are formed and high-performance systems are integrated, (ii) a method of manufacturing the semiconductor device, and (iii) a single-crystal silicon substrate for forming the single-crystal silicon thin-film device of the semiconductor device are obtained.Type: ApplicationFiled: September 29, 2008Publication date: April 16, 2009Inventors: Yutaka TAKAFUJI, Takashi Itoga
-
Publication number: 20090085176Abstract: Semiconductor-on-insulator (SOI) structures, including large area SOI structures, are provided which have one or more regions composed of a layer (15) of a substantially single-crystal semiconductor (e.g., doped silicon) attached to a support substrate (20) composed of an oxide glass or an oxide glass-ceramic. The oxide glass or oxide glass-ceramic is preferably transparent and preferably has a strain point of less than 1000° C., a resistivity at 250° C. that is less than or equal to 1016 ?-cm, and contains positive ions (e.g., alkali or alkaline-earth ions) which can move within the glass or glass-ceramic in response to an electric field at elevated temperatures (e.g., 300-1000° C.). The bond strength between the semiconductor layer (15) and the support substrate (20) is preferably at least 8 joules/meter2. The semiconductor layer (15) can include a hybrid region (16) in which the semiconductor material has reacted with oxygen ions originating from the glass or glass-ceramic.Type: ApplicationFiled: December 4, 2008Publication date: April 2, 2009Inventors: James G. Couillard, Kishor P. Gadkaree, Joseph F. Mach
-
Patent number: 7501671Abstract: The present invention is characterized in that a semiconductor film containing a rare gas element is formed on a crystalline semiconductor film obtained by using a catalytic element via a barrier layer, and the catalytic element is moved from the crystalline semiconductor film to the semiconductor film containing a rare gas element by a heat treatment. Furthermore, a first impurity region and a second impurity region formed in a semiconductor layer of a first n-channel TFT are provided outside a gate electrode. A third impurity region formed in a semiconductor layer of a second n-channel TFT is provided so as to be partially overlapped with a gate electrode. A third impurity region is provided outside a gate electrode. A fourth impurity region formed in a semiconductor layer of a p-channel TFT is provided so as to be partially overlapped with a gate electrode. A fifth impurity region is provided outside a gate electrode.Type: GrantFiled: March 28, 2007Date of Patent: March 10, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takashi Hamada, Satoshi Murakami, Shunpei Yamazaki, Osamu Nakamura, Masayuki Kajiwara, Junichi Koezuka, Toru Takayama
-
Publication number: 20090050958Abstract: A semiconductor device includes a silicon substrate heavily-doped with phosphorous. A spacer layer is disposed over the substrate and is doped with dopant atoms having a diffusion coefficient in the spacer layer material that is less than the diffusion coefficient of phosphorous in silicon. An epitaxial layer is also disposed over the substrate. A device layer is disposed over the substrate, and over the spacer layer.Type: ApplicationFiled: September 8, 2008Publication date: February 26, 2009Inventors: Qi Wang, Amber Crellin-Ngo, Hossein Paravi
-
Patent number: 7495264Abstract: A semiconductor device has a substrate and a dielectric film formed directly or indirectly on the substrate. The dielectric film contains a metal silicate film, and a silicon concentration in the metal silicate film is lower in a center portion in the film thickness direction than in an upper portion and in a lower portion.Type: GrantFiled: December 7, 2006Date of Patent: February 24, 2009Assignee: NEC CorporationInventors: Heiji Watanabe, Haruhiko Ono, Nobuyuki Ikarashi
-
Publication number: 20090045464Abstract: An ESD device includes a low doped well connected to a first contact and a diffusion area connected to a second contact. A substrate between the low doped well and the diffusion area has a dopant polarity that is opposite a dopant polarity of the low doped well and the diffusion area. A distance between the low doped well and the diffusion area determines a triggering voltage of the ESD device. A depletion region is formed between the low doped well and the substrate when a reverse bias voltage is applied to the ESD device. A current discharging path is formed between the first contact and the second contact when the depletion region comes in to contact with the diffusion area. The substrate is biased by a connection to the second contact. Alternatively, an additional diffusion area with the same dopant polarity, connected to a third contact, biases the substrate.Type: ApplicationFiled: October 10, 2008Publication date: February 19, 2009Applicant: Broadcom CorporationInventor: Agnes Neves Woo
-
Patent number: 7492034Abstract: A semiconductor device (1, 20-80) has an emitter terminal (2), a collector terminal (3) and also a semiconductor body (4) provided between emitter terminal (2) and collector terminal (3). An emitter zone (5, 70) is formed in the semiconductor body (4), said emitter zone at least partially adjoining the emitter terminal (2) and also having a first interface (16) facing the emitter terminal (2) and a second interface (17) facing the collector terminal. The semiconductor device has at least one MOS structure (8, 81) which pervades the emitter zone or adjoins the latter, and which is configured such that corresponding MOS channels (11, 14) induced by the MOS structure (8, 81) within the emitter zone (5, 70) are at a distance from the first interface (16) of the emitter zone (5, 70).Type: GrantFiled: September 12, 2005Date of Patent: February 17, 2009Assignee: Infineon Technologies AGInventor: Frank Pfirsch
-
Publication number: 20090039478Abstract: A method for using relatively low-cost silicon with low metal impurity concentration by adding a measured amount of dopant and or dopants before and/or during silicon crystal growth so as to nearly balance, or compensate, the p-type and n-type dopants in the crystal, thereby controlling the net doping concentration within an acceptable range for manufacturing high efficiency solar cells.Type: ApplicationFiled: March 7, 2008Publication date: February 12, 2009Inventors: Charles E. Bucher, Daniel L. Meler, Dominic Leblanc, Rene Bolavart
-
Publication number: 20090039477Abstract: In the silicon nitride substrate concerning an embodiment of the invention, degree of in-plane orientation fa of ? type silicon nitride is 0.4-0.8. Here, degree of in-plane orientation fa can be determined by the rate of the diffracted X-ray intensity in each lattice plane orientation in ? type silicon nitride. As a result of research by the inventors, it turned out that both high fracture toughness and high thermal conductivity are acquired, when degree of in-plane orientation fa was 0.4-0.8. Along the thickness direction, both the fracture toughness of 6.0 MPa·m1/2 or higher and the thermal conductivity of 90 W/m·K or higher can be attained.Type: ApplicationFiled: April 14, 2006Publication date: February 12, 2009Applicant: Hitachi Metals, Ltd.Inventors: Youichirou Kaga, Hiromi Kikuchi, Hisayuki Imamura, Junichi Watanabe
-
Publication number: 20090032912Abstract: A semiconductor component having at least one pn junction and an associated production method. The semiconductor component has a layer sequence of a first zone having a first dopant. The first zone faces a first main area. Adjacent to the first zone are a second zone having a low concentration of a second dopant, a subsequent buffer layer, the third zone, also having the second dopant and a subsequent fourth zone having a high concentration of the second dopant. The fourth zone faces a second main area. In this case, the concentration of the second doping of the buffer layer is higher at the first interface of the barrier layer with the second zone than at the second interface with the fourth zone. According to the invention, the buffer layer is produced by ion implantation.Type: ApplicationFiled: June 20, 2008Publication date: February 5, 2009Inventor: Bernhard Koenig
-
Patent number: 7470956Abstract: A semiconductor device has a semiconductor base, an anode electrode, and a cathode electrode. The semiconductor base includes a P type semiconductor substrate, an insulating film, an N? type semiconductor region formed on the insulating film, an N+ type semiconductor region, and a P+ type semiconductor region facing the N+ type semiconductor region via the N? type semiconductor region. The semiconductor device further has an N type diffusion layer which is formed, in the N? type semiconductor region at the interface between the insulating film and the N? type semiconductor region, so as to have a concentration gradient such that the N type impurity concentration increases from the side of the anode electrode to the side of the cathode electrode.Type: GrantFiled: March 31, 2006Date of Patent: December 30, 2008Assignee: Sanken Electric Co., Ltd.Inventor: Tetsuya Takahashi
-
Publication number: 20080290371Abstract: A semiconductor structure includes a Group III-nitride semiconductor layer, a protective layer on the semiconductor layer, a distribution of implanted dopants within the semiconductor layer, and an ohmic contact extending through the protective layer to the semiconductor layer.Type: ApplicationFiled: August 5, 2008Publication date: November 27, 2008Inventors: Scott T. Sheppard, Adam Saxler
-
Publication number: 20080277768Abstract: There is provided a silicon member that can prevent the resistivity of a member itself from varying in a semiconductor manufacturing process, in particular, in a plasma processing process, thereby making wafer processing uniform and being not an impurity contamination source to a wafer to be processed, and a method for manufacturing the same. The silicon member having a resistivity of 0.1 ?·cm or more and 100 ?·cm or less is manufactured with steps which are manufacturing a P-type silicon single crystal doped with 13 group atoms of a periodic table having an intrinsic resistivity of 1 ?·cm or more and 100 ?·cm or less, and changing said P-type silicon single crystal into an N-type silicon single crystal by oxygen donors formed by annealing at a temperature of 300° C. or more and 500° C. or less.Type: ApplicationFiled: July 14, 2008Publication date: November 13, 2008Inventors: Masataka MORIYA, Kazuhiko Kashima, Shinichi Miyano
-
Patent number: 7439592Abstract: An ESD device includes a low doped well connected to a first contact and a diffusion area connected to a second contact. A substrate between the low doped well and the diffusion area has a dopant polarity that is opposite a dopant polarity of the low doped well and the diffusion area. A distance between the low doped well and the diffusion area determines a triggering voltage of the ESD device. A depletion region is formed between the low doped well and the substrate when a reverse bias voltage is applied to the ESD device. A current discharging path is formed between the first contact and the second contact when the depletion region comes in to contact with the diffusion area. The substrate is biased by a connection to the second contact. Alternatively, an additional diffusion area with the same dopant polarity, connected to a third contact, biases the substrate.Type: GrantFiled: August 8, 2005Date of Patent: October 21, 2008Assignee: Broadcom CorporationInventor: Agnes Neves Woo
-
Patent number: 7432538Abstract: A field-effect transistor includes a channel layer having a channel and a carrier supply layer, disposed on the channel layer, containing a semiconductor represented by the formula AlxGa1-xN, wherein x is greater than 0.04 and less than 0.45. The channel is formed near the interface between the channel layer and the carrier supply layer or depleted, the carrier supply layer has a band gap energy greater than that of the channel layer, and x in the formula AlxGa1-xN decreases monotonically with an increase in the distance from the interface. The channel layer may be crystalline of gallium nitride. The channel layer may be undoped. X of the formula AlxGa1-xN of the carrier supply layer is greater than or equal to 0.15 and less than or equal to 0.40 at the interface.Type: GrantFiled: September 19, 2006Date of Patent: October 7, 2008Assignee: Toyoda Gosei Co., Ltd.Inventors: Masayoshi Kosaki, Koji Hirata
-
Publication number: 20080197457Abstract: A silicon wafer which achieves a gettering effect without occurrence of slip dislocations is provided, and the silicon wafer is subject to heat treatment after slicing from a silicon monocrystal ingot so that a layer which has zero light scattering defects according to the 90° light scattering method is formed in a region at a depth from the wafer surface of 25 ?m or more but less than 100 ?m, and a layer which has a light scattering defect density of 1×108/cm3 or more according to the 90° light scattering method is formed in a region at a depth of 100 ?m from the wafer surface.Type: ApplicationFiled: February 4, 2008Publication date: August 21, 2008Applicant: SUMCO CORPORATIONInventors: Toshiaki ONO, Masataka HOURAI
-
Publication number: 20080150092Abstract: Various embodiments of the present invention relate to systems, devices, and methods for treating a semiconductor substrate, such as a silicon wafer, in order to reduce current leakage therein. A semiconductor substrate is provided a plurality of heating treatments that create a denuded zone adjacent to a surface of the substrate and a core zone below the denuded zone. Oxygen impurities within the denuded zone are removed through an oxygen out-diffusion heat treatment. A plurality of macroscopic bulk micro defects is generated within the core zone through the combination of an agglomeration heat treatment and a macroscopic growth heat treatment. This plurality of macroscopic bulk micro defects inhibits migration of metallic contaminants that are located within the substrate. For exemplary purposes, certain embodiments are described relating to a semiconductor wafer heated in a sequence of three treatments.Type: ApplicationFiled: March 3, 2008Publication date: June 26, 2008Inventors: Amit Subhash Kelkar, Joshua Li, Danh John C. Nguyen, Vijay Ullal
-
Publication number: 20080142931Abstract: An impurity region having a box-shaped impurity profile is formed. An impurity introducing method includes a step of introducing a desired impurity into a surface of a solid base body, and a step of radiating plasma to a surface of the solid base body after the impurity introducing step thus forming an impurity profile having an approximately box-shape.Type: ApplicationFiled: March 17, 2005Publication date: June 19, 2008Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Yuichiro Sasaki, Ichiro Nakayama, Bunji Mizuno
-
Publication number: 20080135988Abstract: Various embodiments of the present invention relate to systems, devices, and methods for treating a semiconductor substrate, such as a silicon wafer, in order to reduce current leakage therein. A semiconductor substrate is provided a plurality of heating treatments that create a denuded zone adjacent to a surface of the substrate and a core zone below the denuded zone. Oxygen impurities within the denuded zone are removed through an oxygen out-diffusion heat treatment. A plurality of macroscopic bulk micro defects is generated within the core zone through the combination of an agglomeration heat treatment and a macroscopic growth heat treatment. This plurality of macroscopic bulk micro defects inhibits migration of metallic contaminants that are located within the substrate. For exemplary purposes, certain embodiments are described relating to a semiconductor wafer heated in a sequence of three treatments.Type: ApplicationFiled: December 7, 2006Publication date: June 12, 2008Inventors: Amit Subhash Kelkar, Joshua Li, Danh John C. Nguyen, Vijay Ullal
-
Patent number: 7317242Abstract: The invention provides a semiconductor device having a pn diode that includes a p-type SiGe layer and a n-type Si layer junctioned to the p-type SiGe layer. A built-in potential of the pn diode can be reduced, and thus obtaining a diode characteristics with lower impedance compared to the conventional scheme. Further, by forming a bridge-rectifier circuit with the pn diode or the like, alternating-current voltages can efficiently be converted into direct-current voltages. Accordingly, the invention provides a semiconductor device and method of manufacturing the same that can flow a larger electrical current in the forward direction of a diode by improving the voltage-current characteristics of the diode.Type: GrantFiled: February 25, 2004Date of Patent: January 8, 2008Assignee: Seiko Epson CorporationInventor: Teruo Takizawa
-
Patent number: 7268079Abstract: A method for fabricating a semiconductor and at least one second semiconductor zone of a semiconductor component having a semiconductor body having a first semiconductor zone. At least one field zone arranged in an edge region of the semiconductor body is reduced in size by means of an etching method. In another embodiment, the semiconductor body is partially removed in a region outside the first semiconductor zone. At least one second semiconductor zone is then fabricated in the partially removed region.Type: GrantFiled: August 19, 2005Date of Patent: September 11, 2007Assignee: Infineon Technologies AGInventors: Elmar Falck, Franz-Josef Niedernostheide, Hans-Joachim Schulze, Reiner Barthelmess
-
Patent number: 7166890Abstract: An improved superjunction semiconductor device includes a charged balanced pylon in a body region, where a top of the pylon is large to create slight charge imbalance. A MOSgated structure is formed over the top of the pylon and designed to conduct current through the pylon. By increasing a dimension of the top of the pylon, the resulting device is less susceptible to variations in manufacturing tolerances to obtain a good breakdown voltage and improved device ruggedness.Type: GrantFiled: October 19, 2004Date of Patent: January 23, 2007Inventor: Srikant Sridevan
-
Patent number: 7138697Abstract: The invention addresses the problem of creating a high-speed, high-efficiency photodetector that is compatible with Si CMOS technology. The structure consists of a Ge absorbing layer on a thin SOI substrate, and utilizes isolation regions, alternating n- and p-type contacts, and low-resistance surface electrodes. The device achieves high bandwidth by utilizing a buried insulating layer to isolate carriers generated in the underlying substrate, high quantum efficiency over a broad spectrum by utilizing a Ge absorbing layer, low voltage operation by utilizing thin a absorbing layer and narrow electrode spacings, and compatibility with CMOS devices by virtue of its planar structure and use of a group IV absorbing material. The method for fabricating the photodetector uses direct growth of Ge on thin SOI or an epitaxial oxide, and subsequent thermal annealing to achieve a high-quality absorbing layer.Type: GrantFiled: February 24, 2004Date of Patent: November 21, 2006Assignee: International Business Machines CorporationInventors: Jack O. Chu, Gabriel K. Dehlinger, Alfred Grill, Steven J. Koester, Qiging Ouyang, Jeremy D. Schaub
-
Patent number: 7091579Abstract: Impurity concentration (Nd(X)) in an n-drift layer in a diode is at a maximum at a position at a distance Xp from an anode electrode in a direction from the anode electrode to a cathode electrode, and gradually decreases from the position toward each of the anode electrode and the cathode electrode. A ratio of the peak impurity concentration Np to an averaged impurity concentration Ndm in the n-drift layer is in the range of 1 to 5. This provides a diode and a manufacturing method thereof by which oscillations in voltage and current at reverse recovery are inhibited to achieve enhancement both in high speed and low-loss characteristics and in soft recovery characteristics.Type: GrantFiled: February 20, 2003Date of Patent: August 15, 2006Assignee: Fuji Electric Co., Ltd.Inventor: Michio Nemoto
-
Patent number: 7071504Abstract: A semiconductor film into which p-type impurities have been introduced is formed on a substrate. Subsequently, a resist film is formed on the semiconductor film, and dry etching is performed to the semiconductor film using the resist film as a mask. Due to the dry etching, the edge portion of the semiconductor film protrudes from the resist film. Next, the p-type impurities are introduced into the edge portion of the semiconductor film using the resist film as a mask. The volume density of the p-type impurities in a channel edge portion of the semiconductor film is two to five times the volume density of the p-type impurities in a channel center section. Subsequently, the resist film is removed to form a gate insulating film and a gate electrode.Type: GrantFiled: February 26, 2003Date of Patent: July 4, 2006Assignee: Sharp Kabushiki KaishaInventor: Yoshio Kurosawa
-
Patent number: 7064385Abstract: A DMOS-transistor has a trench bordered by a drift region including two doped wall regions and a doped floor region extending along the walls and the floor of the trench. The laterally extending floor region has a dopant concentration gradient in the lateral direction. For example, the floor region includes at least two differently-doped floor portions successively in the lateral direction. This dopant gradient in the floor region is formed by carrying out at least one dopant implantation from above through the trench using at least one mask to expose a first area while covering a second area of the floor region.Type: GrantFiled: September 20, 2004Date of Patent: June 20, 2006Assignee: Atmel Germany GmbHInventors: Volker Dudek, Michael Graf
-
Patent number: 7064399Abstract: The present invention is a method for forming super steep doping profiles in MOS transistor structures. The method comprises forming a carbon containing layer (110) beneath the gate dielectric (50) and source and drain regions (80) of a MOS transistor. The carbon containing layer (110) will prevent the diffusion of dopants into the region (40) directly beneath the gate dielectric layer (50).Type: GrantFiled: September 7, 2001Date of Patent: June 20, 2006Assignee: Texas Instruments IncorporatedInventors: Jeffrey A. Babcock, Angelo Pinto, Scott Balster, Alfred Haeusler, Gregory E. Howard
-
Patent number: 7064386Abstract: Thin film transistors and methods of fabricating thin film transistors having low OFF state leakage current. The OFF state leakage current reduction is achieved by using doping implantation energies such that the average penetration depth of the doping impurity into the semiconductor, the projected range Rp, is located below the surface of the semiconductor layer, and such that the concentration of impurities remaining at the surface of the semiconductor layer is relatively small.Type: GrantFiled: June 9, 2003Date of Patent: June 20, 2006Assignee: LG.Philips LCD Co., Ltd.Inventors: Joon-Young Yang, Ju-Cheon Yeo
-
Patent number: 7061058Abstract: A method of forming a retrograde well in a transistor is provided. A transistor structure having a substrate, a gate, and a gate oxide layer between the substrate and the gate is formed. The substrate includes a channel region located generally below the gate. A first dopant is implanted into the channel region. A second dopant is implanted into the substrate to form a doped source region and a doped drain region. A third dopant is implanted into the gate oxide layer. A source/drain anneal is performed to form a source and a drain in the doped source region and the doped drain region, respectively. The source/drain anneal causes a portion of the first dopant in the channel region to be attracted by the third dopant into the gate oxide layer.Type: GrantFiled: June 9, 2005Date of Patent: June 13, 2006Assignee: Texas Instruments IncorporatedInventors: Srinivasan Chakravarthi, Pr Chidambaram, Robert C. Bowen, Haowen Bu