With Electrical Isolation Means Patents (Class 257/725)
-
Patent number: 7531890Abstract: A multi-chip package (MCP) is provided. The MCP comprises a plurality of stacked semiconductor chips, each including a chip pad and a first insulating layer overlying the chip pad with an opening to expose a portion of the chip pad. Each chip additionally includes a pad redistribution line formed on the first insulating layer and a second insulating layer covering the pad redistribution line. A via hole is formed through the chip, the first insulating layer, a pad redistribution line and the second insulating layer. The MCP further includes a protective layer formed on the bottom of the lowest semiconductor chip. The protective layer includes a conductive pad formed opposite the bottom of the lowest semiconductor chip. A conductive bar extends through the via holes of the stacked semiconductor chips, from the conductive pad, and is electrically connected to the pad redistribution line of the stacked semiconductor chips.Type: GrantFiled: May 16, 2005Date of Patent: May 12, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Gu-Sung Kim
-
Patent number: 7524703Abstract: The present invention stacks integrated circuits (ICs) into modules that conserve PWB or other board surface area. In another aspect, the invention provides a lower capacitance memory expansion addressing system and method and preferably with the CSP stacked modules provided herein. In a preferred embodiment in accordance with the invention, a form standard provides a physical form that allows many of the varying package sizes found in the broad family of CSP packages to be used to advantage while employing a standard connective flex circuitry design. In a preferred embodiment, the form standard will be devised of heat transference material such as copper to improve thermal performance. In an alternative embodiment, the form standard may include a heat spreader portion with mounting feet. In a preferred embodiment of the memory addressing system, a high speed switching system selects a data line associated with each level of a stacked module to reduce the loading effect upon data signals in memory access.Type: GrantFiled: September 7, 2005Date of Patent: April 28, 2009Assignee: Entorian Technologies, LPInventors: James W. Cady, James Wilder, David L. Roper, James Douglas Wehrly, Jr.
-
Patent number: 7521763Abstract: The embodiments of the invention provide a device, method, etc. for a dual stress STI. A semiconductor device is provided having a substrate with a first transistor region and a second transistor region different than the first transistor region. The first transistor region includes a PFET; and, the second transistor region includes an NFET. Further, STI regions are provided in the substrate adjacent sides of and positioned between the first transistor region and the second transistor region, wherein the STI regions each include a compressive region, a compressive liner, a tensile region, and a tensile liner.Type: GrantFiled: January 3, 2007Date of Patent: April 21, 2009Assignee: International Business Machines CorporationInventors: Deok-kee Kim, Seong-Dong Kim, Oh-Jung Kwon
-
Patent number: 7514774Abstract: A stacked multi-chip package with an EMI shielded component has first and second substrates mounted together by a grid array of metallic connecting nodes, such as a solder Ball Grid Array. Each substrate has a conductive plane associated with it. An electronic component is mounted between the first and second substrates and is surrounded by a group of the metallic connecting nodes that are also electrically connected to the conductive planes of both substrates to form a conductive Faraday cage about the component.Type: GrantFiled: September 15, 2006Date of Patent: April 7, 2009Assignee: Hong Kong Applied Science Technology Research Institute Company LimitedInventors: Lap Wai Leung, Yu-Chih Chen, Man-Lung Sham, Chang-Hwa Chung
-
Patent number: 7511374Abstract: Microelectronic imaging units having covered image sensors are disclosed herein. In one embodiment, the microelectronic imaging units have an image sensor, an integrated circuit, a cover located over the image sensor, at least one dam, and a fill material between adjacent imaging units. The covers may be located on discrete adhesive portions inboard of external contacts that are operably coupled to the integrated circuits.Type: GrantFiled: June 7, 2006Date of Patent: March 31, 2009Assignee: Aptina Imaging CorporationInventors: James M. Derderian, Bret K. Street, Eric T. Mueller
-
Publication number: 20090072389Abstract: A system and method for providing capacitively-coupled signaling in a system-in-package (SiP) device is disclosed. In one embodiment, the system includes a first semiconductor device and an opposing second semiconductor device spaced apart from the first device, a dielectric layer interposed between the first device and the second device, a first conductive pad positioned in the first device, and a second conductive pad positioned in the second device that capacitively communicate signals from the second device to the first device. In another embodiment, a method of forming a SiP device includes forming a first pad on a surface of a first semiconductor device, forming a second pad on a surface of a second semiconductor device, and interposing a dielectric layer between the first semiconductor device and the second semiconductor device that separates the first conductive signal pad and the second conductive signal pad.Type: ApplicationFiled: November 25, 2008Publication date: March 19, 2009Applicant: Micron Technology, Inc.Inventor: Philip Neaves
-
Patent number: 7504670Abstract: A semiconductor device includes: a substrate; a semiconductor element mounted on the substrate; a sealing structure for sealing the semiconductor element, the sealing structure being mounted on the substrate; and an adhesive for bonding the sealing structure and the substrate, wherein the sealing structure has a groove for storing the adhesive.Type: GrantFiled: June 7, 2006Date of Patent: March 17, 2009Assignee: Shinko Electric Industries Co., Ltd.Inventors: Satoshi Shiraishi, Yoichi Kazama
-
Patent number: 7495336Abstract: An integrated broadband array capacitor includes at least two regions with varying capacitance and response times. The broadband array capacitor is disposable on a socket or is integral with a socket. A method of operating the broadband array capacitor includes responding to load transients from each of the at least two regions. A computing system is also disclosed that includes the broadband array capacitor.Type: GrantFiled: December 30, 2005Date of Patent: February 24, 2009Assignee: Intel CorporationInventors: Joel A. Auernheimer, Nicholas Holmberg, Kaladhar Radhakrishnan, Dustin P. Wood
-
Patent number: 7468547Abstract: An RF-coupled digital isolator includes a first leadframe portion and a second leadframe portion, electrically isolated from one another. The first leadframe portion includes a first main body and a first finger. The second leadframe portion includes a second main body and a second finger. The first main body is connected to a first ground, and the second main body is connected to a second ground that is electrically isolated from the first ground. The first finger and the second finger are electrically isolated from one another, e.g., by a plastic molding compound that forms a package for the digital isolator. The first finger acts as a primary of a transformer, and the second finger acts as a secondary of a transformer, when an RF signal drives to the first finger. The first finger and the second finger can be substantially parallel or anti-parallel to one another.Type: GrantFiled: October 23, 2007Date of Patent: December 23, 2008Assignee: Intersil Americas Inc.Inventor: Barry Harvey
-
Patent number: 7466021Abstract: Disclosed are IC package structures having stair stepped layers and which have no plated vias. Such structures can be fabricated either as discrete packages or as strips such as might be beneficial in for use with memory devices wherein critical or high speed signals can be routed along the length of the multi-chip strip package without having to have the signals ascend and descend from the interconnection substrate on which the assembly is mounted to the IC package termination and back as the signal transmits between devices.Type: GrantFiled: May 2, 2006Date of Patent: December 16, 2008Assignee: Interconnect Portfolio, LLPInventor: Joseph Charles Fjelstad
-
Patent number: 7462935Abstract: A system and method for providing capacitively-coupled signaling in a system-in-package (SiP) device is disclosed. In one embodiment, the system includes a first semiconductor device and an opposing second semiconductor device spaced apart from the first device, a dielectric layer interposed between the first device and the second device, a first conductive pad positioned in the first device, and a second conductive pad positioned in the second device that capacitively communicate signals from the second device to the first device. In another embodiment, a method of forming a SiP device includes forming a first pad on a surface of a first semiconductor device, forming a second pad on a surface of a second semiconductor device, and interposing a dielectric layer between the first semiconductor device and the second semiconductor device that separates the first conductive signal pad and the second conductive signal pad.Type: GrantFiled: February 13, 2004Date of Patent: December 9, 2008Assignee: Micron Technology, Inc.Inventor: Philip Neaves
-
Publication number: 20080296697Abstract: Various structures of a programmable semiconductor interposer for electronic packaging are described. An array of semiconductor devices having various values is formed in said interposer. A user can program said interposer and form a “virtual” device having a desired value by selectively connecting various one of the array of devices to contact pads formed on the surface of said interposer. An inventive electronic package structure includes a standard interposer having an array of unconnected devices of various values and a device selection unit, which selectively connects various one of the array of devices in said standard interposer to an integrated circuit die encapsulated in said electronic package. Methods of forming said programmable semiconductor interposer and said electronic package are also illustrated.Type: ApplicationFiled: May 29, 2007Publication date: December 4, 2008Inventors: Chao-Shun Hsu, Clinton Chao, Mark Shane Peng
-
Patent number: 7459776Abstract: A stack of semiconductor dies is disclosed. A first stack level includes a first semiconductor die and at least one first support that are attached to a substrate surface. A second level includes a second semiconductor die and at least one second support that are attached to the active surface of the first semiconductor die and to a coplanar surface of the first support(s). A third level includes a third semiconductor die attached to the active surface of the second semiconductor die and to a coplanar surface of the second support(s). The second and third semiconductor dies do not overlap bond pads of the first and second semiconductor dies, respectively. An adhesive film overlies the entire inactive surface of the second and third semiconductor dies, and attaches the second and third semiconductor dies to the immediately underlying active surface and support(s).Type: GrantFiled: September 27, 2006Date of Patent: December 2, 2008Assignee: Amkor Technology, Inc.Inventors: Roger D. St. Amand, Vladimir Perelman
-
Publication number: 20080290508Abstract: A semiconductor device includes a first substrate having a first surface for mounting an electronic component and a second surface substantially parallel to the first surface. The first substrate includes a first region for mounting the electronic component, a second region including a plurality of first communication units for transmitting and receiving signals to and from a second substrate, input-output circuits disposed on the first region or the second region, the input-out circuits corresponding to the first communication units, and a control circuit for controlling input to and output from the input-output circuits disposed on the first region or the second region of the first substrate. Each of the input-output circuits includes an output circuit for outputting a signal to a second communication unit of the second substrate corresponding to the first communication unit and an input unit for receiving a signal sent from the corresponding second communication unit.Type: ApplicationFiled: February 6, 2008Publication date: November 27, 2008Applicant: Sony CorporationInventors: Shunichi SUKEGAWA, Takeo Sekino, Kenichi Shigenami, Shinichi Toi, Tatsuo Shimizu
-
Patent number: 7456500Abstract: A light source module having a plurality of LEDs connected to a metal carrier (4) by means of an insulating layer (3). In order to afford protection against mechanical effects and in order to form a reflector, the LEDs are surrounded by a frame (10), which is segmented into a plurality of parts by expansion joints (13), in order that stresses occurring as a result of temperature fluctuations are absorbed.Type: GrantFiled: September 24, 2003Date of Patent: November 25, 2008Assignee: Osram Opto Semiconductors GmbHInventors: Patrick Kromotis, Günter Waitl
-
Patent number: 7446411Abstract: A semiconductor structure (100, 900) includes a substrate (110) having a surface (111) and also includes one or more semiconductor chips (120) located over the substrate surface. The semiconductor structure further includes an electrical isolator structure (340) located over the substrate surface, where the electrical isolator structure includes one or more electrical leads (341, 342) and an organic-based element (343) molded to the electrical leads. The semiconductor structure also includes a solder element (350) coupling together the electrical isolator structure and the substrate surface.Type: GrantFiled: October 24, 2005Date of Patent: November 4, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Brian W. Condie, Lakshminarayan Viswanathan, Richard W. Wetz
-
Patent number: 7432593Abstract: A semiconductor package assembly and method for electrically isolating modules, having a capacitor within the semiconductor package assembly. The package assembly and method are suitable for electrically isolating modules according to IEEE 1394.Type: GrantFiled: January 20, 2005Date of Patent: October 7, 2008Assignee: Micron Technology, Inc.Inventors: Sion C. Quinlan, Tim J. Bales
-
Publication number: 20080224306Abstract: The present invention provides a structure of multi-chips package comprising: a substrate with a die receiving cavity formed within an upper surface of the substrate and a first through holes structure, wherein terminal pads are formed under the first through holes structure. A first die is disposed within the die receiving cavity and a first dielectric layer is formed on the first die and the substrate. A first re-distribution conductive layer (RDL) is formed on the first dielectric layer. A second dielectric layer is formed over the first RDL. A third dielectric layer is formed under a second die. A second re-distribution conductive layer (RDL) is formed under the third dielectric layer. A fourth dielectric layer is formed under the second RDL. Conductive bumps are coupled to the first RDL and the second RDL. A surrounding material surrounds the second die. The second die is coupled to the first die through the first RDL, second RDL and the conductive bumps.Type: ApplicationFiled: May 30, 2008Publication date: September 18, 2008Inventor: Wen-Kun YANG
-
Patent number: 7423340Abstract: A semiconductor package and a fabrication method thereof are provided in which a dielectric material layer formed with a plurality of openings is used and a solder material is applied into each of the openings. A first copper layer and a second copper layer are in turn deposited over the dielectric material layer and solder materials, and the first and second copper layers are patterned to form a plurality of conductive traces each of which has a terminal coated with a metal layer. A chip is mounted on the conductive traces and electrically connected to the terminals by bonding wires, with the dielectric material layer and solder materials being exposed to the outside. This package structure can flexibly arrange the conductive traces and effectively shorten the bonding wires, thereby improve trace routability and quality of electrical connection for the semiconductor package.Type: GrantFiled: April 21, 2005Date of Patent: September 9, 2008Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chien Ping Huang, Yu-Po Wang, Chih-Ming Huang
-
Patent number: 7414299Abstract: A semiconductor package assembly and method for electrically isolating modules, having a capacitor within the semiconductor package assembly. The package assembly and method are suitable for electrically isolating modules according to IEEE 1394.Type: GrantFiled: January 20, 2005Date of Patent: August 19, 2008Assignee: Micron Technology, Inc.Inventors: Sion C. Quinlan, Tim J. Bales
-
Patent number: 7400038Abstract: A semiconductor device includes a first substrate having a first surface for mounting an electronic component and a second surface substantially parallel to the first surface. The first substrate includes a first region for mounting the electronic component, a second region including a plurality of first communication units for transmitting and receiving signals to and from a second substrate, input-output circuits disposed on the first region or the second region, the input-out circuits corresponding to the first communication units, and a control circuit for controlling input to and output from the input-output circuits disposed on the first region or the second region of the first substrate. Each of the input-output circuits includes an output circuit for outputting a signal to a second communication unit of the second substrate corresponding to the first communication unit and an input unit for receiving a signal sent from the corresponding second communication unit.Type: GrantFiled: August 12, 2005Date of Patent: July 15, 2008Assignee: Sony CorporationInventors: Shunichi Sukegawa, Takeo Sekino, Kenichi Shigenami, Shinichi Toi, Tatsuo Shimizu
-
Patent number: 7385283Abstract: A three dimensional integrated circuit structure includes at least first and second devices, each device comprising a substrate and a device layer formed over the substrate, the first and second devices being bonded together in a stack, wherein the bond between the first and second devices comprises a metal-to-metal bond and a non-metal-to-non-metal bond.Type: GrantFiled: June 27, 2006Date of Patent: June 10, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Weng-Jin Wu, Wen-Chih Chiou
-
Patent number: 7382056Abstract: The specification describes a multi-chip module (MCM) that contains an integrated passive device (IPD) as the carrier substrate (IPD MCM). Parasitic electrical interactions are controlled at one or both interfaces of the IPD either by eliminating metal from the interfaces, or by selective use of metal in parts of the MCM that are remote from the sensitive device components. The sensitive device components are primarily analog circuit components, especially RF inductor elements. In the IPD layout, the sensitive components are segregated from other components. This allows implementation of the selective metal approach. It also allows parasitic interactions on top of the IPD substrate to be reduced by selective placement of IC semiconductor chips and IC chip ground planes. In preferred embodiments of the IPD MCM of the invention, the IPD substrate is polysilicon, to further minimize RF interactions. The various methods of assembling the module may be adapted to keep the overall thickness within 1.0 mm.Type: GrantFiled: January 6, 2005Date of Patent: June 3, 2008Assignee: Sychip Inc.Inventors: Anthony M. Chiu, Yinon Degani, Charley Chunlei Gao, Kunquan Sun, Liquo Sun
-
Patent number: 7355264Abstract: The specification describes flip bonded dual substrate inductors wherein a portion of the inductor is constructed on a base IPD substrate, a mating portion of the inductor is constructed on a cover (second) substrate. The cover substrate is then flip bonded to the base substrate, thus mating the two portions of the inductor. Using this approach, a two level inductor can be constructed without using a multilevel substrate. Using two two-level substrates yields a four-level flip bonded dual substrate inductor.Type: GrantFiled: September 13, 2006Date of Patent: April 8, 2008Assignee: Sychip Inc.Inventors: Yinon Degani, Yinchao Chen, Yu Fan, Charley Chunlei Gao, Kunquan Sun, Liquo Sun
-
Patent number: 7345363Abstract: A semiconductor device includes a plastic package, at least one semiconductor chip and a rewiring level. The rewiring level includes an insulating layer and a rewiring layer. The rewiring layer includes either signal conductor paths and ground or supply conductor paths arranged parallel to one another and alternately, or only signal conductor paths arranged parallel to one another. In the latter case, an electrically conducting layer of metal which can be connected to ground or supply potential is additionally provided as a termination of the rewiring level or in the form of a covering layer.Type: GrantFiled: February 27, 2006Date of Patent: March 18, 2008Assignee: Infineon Technologies AGInventors: Minka Gospodinova-Daltcheva, Harry Huebert, Rajesh Subraya, Jochen Thomas, Ingo Wennemuth
-
Patent number: 7335986Abstract: Disclosed is a wafer level chip scale package and a method for manufacturing the same. The wafer level chip scale package includes a semiconductor die having a first coating layer formed thereon; a redistribution layer formed on the first coating layer and connected to the bond pad; an electronic device placed on the first coating layer; a connection member for electrically connecting the electronic device and the redistribution layer; a conductive post formed on the redistribution layer with a predetermined thickness; a second coating layer for enclosing the first coating layer, the redistribution layer, the electronic device, the connection member, and the conductive post; and a solder ball thermally bonded to the conductive post while protruding to the exterior of the second coating layer. This construction makes it easy to manufacture stacked packages and chip scale packages in a wafer level.Type: GrantFiled: September 14, 2005Date of Patent: February 26, 2008Assignee: Amkor Technology, Inc.Inventors: Jong Sik Paek, Sung Su Park, Ho Cheol Jang, Jung Gi Jin
-
Patent number: 7330702Abstract: In one embodiment, the disclosure relates to a method and apparatus for inter-chip wireless communication system. The system includes a first microprocessor having a plurality of non-contact ports and a first RF communication circuit integrated with the first microprocessor; a second microprocessor also having a plurality of non-contact ports and a second RF communication circuit integrated therein. An RF communication protocol can be configured to receive data from each of the non-contact ports in parallel, multiplex and translate the data to a serial RF signal. Data communication can be accomplished using the wireless communication circuit on each chip. The RF communication between the first and the second integrated circuits using the communication protocol defines a non capacitive-coupling of the first and the second die.Type: GrantFiled: January 31, 2005Date of Patent: February 12, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ker-Min Chen, Tsung-Yang Hung
-
Patent number: 7327019Abstract: According to the present invention, a gettering layer is deposited both on the side surfaces and the bottom surface of a semiconductor chip. The semiconductor chip is then mounted on the board of a package so that a Schottky barrier is formed on the bottom surface. With this structure, metal ions that pass through the board of the package can be captured by the defect layer deposited on the side surfaces and/or the bottom surface of the semiconductor chip, and by the Schottky barrier.Type: GrantFiled: March 14, 2005Date of Patent: February 5, 2008Assignee: NEC Electronics CorporationInventors: Kohji Kanamori, Teiichirou Nishizaka, Noriaki Kodama, Isao Katayama, Yoshihiro Matsuura, Kaoru Ishihara, Yasushi Harada, Naruaki Minenaga, Chihiro Oshita
-
Patent number: 7327022Abstract: A novel micro optical system as a platform technology for electrical and optical interconnections, thermal and mechanical assembly and integration of electronic, optoelectronic, passive and active components. This platform provides optical coupling and chip-to-chip interconnection by microwave electrical, optical guided and unguided waves, and power or bias electrical contacts or interfaces by a novel chip in flexible circuit, rigid or inflexible embodiments.Type: GrantFiled: December 30, 2002Date of Patent: February 5, 2008Assignee: General Electric CompanyInventors: Glenn Scott Claydon, Matthew Christian Nielsen, Samhita Dasgupta, Robert John Filkins, Glenn Alan Forman
-
Patent number: 7321164Abstract: A stack structure with semiconductor chips embedded in carriers comprises two carriers stacking together as a whole, at least two semiconductor chips having active surfaces with electrode pads and inactive surfaces corresponding thereto placed in the cavities of the carriers, at least one dielectric layer formed on the active surface of the semiconductor chip and the surface of the carrier, at least a conductive structure formed in the opening of the dielectric layer, and at least a circuit layer formed on the surface of the dielectric layer wherein the circuit layer is electrically connected to the electrode pad by the conductive structure, so as to form a three-dimensional module to increase the storage capacity dramatically and integrate the semiconductor chips in the carriers for efficiently reducing the size of the module, so that the combinations can be changed flexibly to form the required storage capacity according to the demands.Type: GrantFiled: December 5, 2005Date of Patent: January 22, 2008Assignee: Phoenix Precision Technology CorporationInventor: Shih-Ping Hsu
-
Patent number: 7315455Abstract: More compact, thinner, shorter and lighter surface-mounted electronic component modules and their manufacturing methods at low costs, thus making them industrially highly valuable are available. Such the component includes a wiring substrate having wiring patterns formed on one side and external connection terminals formed on the other side, the wiring patterns and the external connection terminals being connected with each other by via holes or through holes; a plurality of electronic component devices mounted on the one side of the wiring substrate; and an exterior resin layer formed on the wiring substrate which covers the plurality of electronic component devices, wherein at least one of the plurality of electronic component devices is fastened face up to the one side of the wiring substrate, the connection terminal of the electronic component device fastened face up and the wiring pattern or the connection terminal of another electronic component device being connected with each other by wire.Type: GrantFiled: July 9, 2003Date of Patent: January 1, 2008Assignee: Fujitsu Media Devices Ltd.Inventors: Osamu Furukawa, Toshihiko Murata, Osamu Ikata
-
Patent number: 7304372Abstract: A semiconductor package including a bidirectional compound semiconductor component and two power semiconductor devices connected in a cascode configuration.Type: GrantFiled: September 21, 2006Date of Patent: December 4, 2007Assignee: International Rectifier CorporationInventors: Kunzhong Hu, Chuan Cheah
-
Patent number: 7298045Abstract: A first semiconductor element and second semiconductor element are bonded via die-bonding material. A first electrode of the first semiconductor element and a third electrode are joined, by means of flip-chip bonding, to a semiconductor carrier that has the third electrode on the one face of the semiconductor carrier and a fourth electrode on the perimeter of the other face of the semiconductor carrier. The bonding pad of the second semiconductor element and the fourth electrode of the semiconductor carrier are connected via fine metal wire by means of wire bonding. The periphery of the first semiconductor element and the wiring portion of the fine metal wire are filled with insulating sealing resin between the semiconductor carrier and second semiconductor element and the sealing fill region for the sealing resin is formed substantially the same as the external dimensions of the second semiconductor element.Type: GrantFiled: November 24, 2004Date of Patent: November 20, 2007Assignee: Matsushita Electric Industrial Co., LtdInventors: Hisaki Fujitani, Fumito Itou, Toshitaka Akahoshi, Toshiyuki Fukuda
-
Patent number: 7282789Abstract: A back-to-back semiconductor device assembly includes two vertically mountable semiconductor devices, the backs of which are secured to one another. The bond pads of both semiconductor devices are disposed adjacent a single, mutual edge of the assembly. The semiconductor devices may include semiconductor dice, or they may be devices that have yet to be separated from other devices carried by the same substrates.Type: GrantFiled: September 1, 2004Date of Patent: October 16, 2007Assignee: Micron Technology, Inc.Inventor: Larry D. Kinsman
-
Patent number: 7276790Abstract: An assembly method that includes providing a first semiconductor device and positioning a second semiconductor device at least partially over the first semiconductor device is disclosed. Spacers space the active surface of the first semiconductor device substantially a predetermined distance apart from the back side of the second semiconductor device. Discrete conductive elements are extended between the active surface of the first semiconductor device and the substrate prior to positioning of the second semiconductor device. Intermediate portions of the discrete conductive elements pass through an aperture formed between the active surface of the first semiconductor chip, the back side of the second semiconductor chip, and two of the spacers positioned therebetween. Assemblies and packaged semiconductor devices that are formed in accordance with the method are also disclosed.Type: GrantFiled: August 19, 2004Date of Patent: October 2, 2007Assignee: Micron Technology, Inc.Inventor: Eric Tan Swee Seng
-
Patent number: 7268422Abstract: What is invented is a semiconductor device (10) comprising a pellet (12) having a ground electrode (18), an outside signal terminal (15) connected to the pellet (12), so as to receive signal which is likely to include noise. Therein, said outside signal terminal (15) is surrounded with a ground terminal (17) connected to said ground electrode (18) in at least a half periphery.Type: GrantFiled: October 14, 2005Date of Patent: September 11, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Akio Nakamura
-
Patent number: 7259450Abstract: A plurality of semiconductor die is packaged into one component. The inventive design comprises devices which have been singularized, packaged and thoroughly tested for functionality and adherence to required specifications. A plurality of packaged devices is then received by a housing. The conductive leads of the packaged devices are electrically coupled with pads manufactured into the housing. These pads are connected to traces within the housing, which terminate externally to the housing. Input/output leads are then electrically coupled with the traces, or are coupled with the traces as the housing is manufactured. The input/output leads provide means for connecting the housing with the electronic device or system into which it is installed. A lid received by the housing hermetically seals the packaged die in the housing, and prevents moisture or other contaminants which may impede the proper functionality of the die from entering the housing.Type: GrantFiled: April 25, 2003Date of Patent: August 21, 2007Assignee: Micron Technology, Inc.Inventors: Alan G. Wood, Eugene H. Cloud, Larry D. Kinsman
-
Patent number: 7242078Abstract: A surface mountable multi-chip device is provided which includes first and second lead frames portions and at least two chips. The lead frame portions each include a header region and a lead region. Beneficially, the header regions of the first and second lead frame portions lie in a common plane, with at least one semiconductor chip being placed on each of the header regions. A conductive member link is placed on top of the two chips to electrically and mechanically interconnect the chips.Type: GrantFiled: July 18, 2005Date of Patent: July 10, 2007Assignee: General Semiconductor, Inc.Inventors: Paddy O'Shea, Eamonn Medley, Finbarr O'Donoghue, Gary Horsman
-
Patent number: 7242087Abstract: A flexible printed circuit board includes a substrate layer composed of insulating material, a protection circuit of a thin-film capacitor element, the protection circuit including a first wiring layer on the substrate layer, a dielectric layer, and a counter electrode layer. At least a portion of each of the first wiring layer and the counter electrode layer serves as a terminal. The front surface of each of the first wiring layer and the counter electrode layer, except the terminal portion, is covered with an insulating coating.Type: GrantFiled: February 15, 2005Date of Patent: July 10, 2007Assignee: Alps Electric Co., Ltd.Inventors: Akira Nakano, Yoshiomi Tsuji, Yoshinari Higa
-
Patent number: 7230329Abstract: A method is provided to realize a three-dimensional mounting structure of different types of packages. By bonding protruding electrodes onto lands, which are formed on a first carrier substrate, second and third carrier substrates are mounted on the first carrier substrate such that ends of the second and third carrier substrates are arranged above a semiconductor chip.Type: GrantFiled: February 6, 2004Date of Patent: June 12, 2007Assignee: Seiko Epson CorporationInventors: Toshihiro Sawamoto, Hirohisa Nakayama, Akiyoshi Aoyagi
-
Patent number: 7230320Abstract: In an electronic circuit device including a substrate including a front surface on which an electronic circuit element is mounted and a reverse surface opposite to the front surface in a thickness direction of the substrate, an electrically conductive terminal member electrically connected to the electronic circuit element, a lead frame extending perpendicular to the thickness direction to face the reverse surface in the thickness direction, and a sealing resin covering at least partially the electronic circuit element, substrate and lead frame while at least a part of the electrically conductive terminal member is prevented from being covered by the sealing resin, the substrate extends to project outward from an end of the lead frame in a transverse direction perpendicular to the thickness direction while the end of the lead frame is covered by the sealing resin.Type: GrantFiled: July 29, 2003Date of Patent: June 12, 2007Assignee: Hitachi, Ltd.Inventors: Hiroaki Doi, Noriyoshi Urushiwara, Akira Matsushita
-
Patent number: 7227251Abstract: A semiconductor device is formed by laminating two semiconductor chips with the rear surfaces thereof provided face to face. Each semiconductor chip is provided with an outer lead for clock enable to which the clock enable signal and chip select signal are individually input. On the occasion of making access to one semiconductor chip, the other semiconductor chip is set to the low power consumption mode by setting the clock enable signal and chip select signal to the non-active condition.Type: GrantFiled: April 26, 2005Date of Patent: June 5, 2007Assignee: Elpida Memory, Inc.Inventors: Kazuki Sakuma, Masayasu Kawamura, Yasushi Takahashi, Masachika Masuda, Tamaki Wada, Michiaki Sugiyama, Hirotaka Nishizawa, Toshio Sugano
-
Patent number: 7227240Abstract: A semiconductor device (10) includes a semiconductor die (20) and an inductor (30, 50) formed with a bonding wire (80) attached to a top surface (21) of the semiconductor die. The bonding wire is extended laterally a distance (L30, L150) greater than its height (H30, H50) to define an insulating core (31, 57). In one embodiment, the inductor is extended beyond an edge (35, 39) of the semiconductor die to reduce loading.Type: GrantFiled: September 10, 2002Date of Patent: June 5, 2007Assignee: Semiconductor Components Industries, L.L.C.Inventors: James Knapp, Francis Carney, Harold Anderson, Yenting Wen, Cang Ngo
-
Patent number: 7227249Abstract: A three-dimensional stacked semiconductor package includes first and second chips, first and second adhesives, first and second wire bonds, a lead and an encapsulant. The chips are disposed on opposite sides of the lead, and the wire bonds contact the same side of the lead.Type: GrantFiled: December 22, 2004Date of Patent: June 5, 2007Assignee: Bridge Semiconductor CorporationInventor: Cheng-Lien Chiang
-
Patent number: 7224053Abstract: A semiconductor device which integrates a plurality of semiconductor chips into a single package includes a first semiconductor chip and a second semiconductor chip. The first semiconductor chip includes a plurality of first bonding pads outputting first signals having a first level. The second semiconductor chip includes a plurality of second bonding pads and a plurality of third bonding pads. The plurality of second bonding pads is electrically coupled to a part of the plurality of first bonding pads to receive the first signals having the first level from the first semiconductor chip through the part of the plurality of first bonding pads. The plurality of third bonding pads converts the first signals received through the plurality of second bonding pad into second signals having a second level different from the first level and outputs the second signals through the plurality of third bonding pads.Type: GrantFiled: September 5, 2003Date of Patent: May 29, 2007Assignee: Ricoh Company, Ltd.Inventor: Hitoshi Yamamoto
-
Patent number: 7221244Abstract: An exemplary system and method for providing differential adjustment of the height of a multilayer substrate in localized areas for improved Q-factor performance of RF devices is disclosed as comprising inter alia: a multilayer substrate (200); an RF component (210) embedded in the substrate (200); a surface mounted component (220); and an RF shield (260) disposed next to the surface mounted component (220), wherein the height of the shield (260) does not extend substantially beyond the height of the surface mounted component (220). Disclosed features and specifications may be variously controlled, configured, adapted or otherwise optionally modified to further improve or otherwise optimize Q, RF performance and/or material characteristics.Type: GrantFiled: September 28, 2005Date of Patent: May 22, 2007Assignee: Motorola, Inc.Inventors: John C. Estes, Rodolfo Lucero, Anthony M. Pavio
-
Patent number: 7221040Abstract: A semiconductor package assembly and method for electrically isolating modules, having a capacitor within the semiconductor package assembly. The package assembly and method are suitable for electrically isolating modules according to IEEE 1394.Type: GrantFiled: September 30, 2003Date of Patent: May 22, 2007Assignee: Micron Technology, Inc.Inventors: Sion C. Quinlan, Tim J. Bales
-
Patent number: 7199469Abstract: The cost of a semiconductor device is to be reduced. An electrical connection between a first semiconductor chip and a second semiconductor chip stacked on the first semiconductor chip is made through an inner lead portion of a lead disposed at a position around the first semiconductor chip and two bonding wires.Type: GrantFiled: September 28, 2001Date of Patent: April 3, 2007Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd., Hitachi Hokkai Semiconductor, Ltd.Inventors: Toru Ishida, Tetsuharu Urawa, Fujio Ito, Tomoo Matsuzawa, Kazunari Suzuki, Akihiko Kameoka, Hiromichi Suzuki, Takuji Ide
-
Patent number: 7176566Abstract: A semiconductor package assembly and method for electrically isolating modules, having a capacitor within the semiconductor package assembly. The package assembly and method are suitable for electrically isolating modules according to IEEE 1394.Type: GrantFiled: January 20, 2005Date of Patent: February 13, 2007Assignee: Micron Technology, Inc.Inventors: Sion C. Quinlan, Tim J. Bales
-
Patent number: 7176560Abstract: A semiconductor device having a chip-on-chip structure wherein; a first semiconductor chip with a memory macro control circuit where a plurality of inter-chip connection terminals and a plurality of external connection terminals are formed on a surface of the chip; and a second semiconductor chip with memory macro having input/output terminals for the normal operation mode and for the test mode where a plurality of inter-chip connection terminals and a plurality of external connection terminals are formed on a surface of the chip; are adhered to each other in a form so that the surfaces of the chips are opposed to each other and so that the inter-chip connection terminals of the first semiconductor chip and the inter-chip connection terminals of the second semiconductor chip are connected to each other; is provided wherein a multiplexer circuit and a demultiplexer circuit are provided with the first semiconductor chip and the second semiconductor chip so that a signal is inputted to, or is outputted from, theType: GrantFiled: November 17, 2003Date of Patent: February 13, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Kenji Motomochi