At Least One Layer Of Silicide Or Polycrystalline Silicon Patents (Class 257/754)
-
Publication number: 20080303156Abstract: An example disclosed semiconductor device includes a semiconductor substrate, a lower interlayer insulating layer formed on the substrate, a lower wire formed on the lower interlayer insulating layer, and an upper interlayer insulating layer which is formed on the lower interlayer insulating layer and has a via hole to expose the lower wire. The lower wire includes a metal layer pattern and a conductive layer pattern, and the metal layer pattern has a protruding portion and the conductive layer pattern is formed on the upper part of the protruding portion of the metal layer pattern and has a hole to expose the protruding portion.Type: ApplicationFiled: August 21, 2008Publication date: December 11, 2008Inventor: Sang-Kwon KIM
-
Publication number: 20080283878Abstract: Various apparatus and methods of monitoring endcap pullback are disclosed. In one aspect, an apparatus is provided that includes a substrate that has a plurality of semiconductor regions. Each of the plurality of semiconductor regions has a border with an insulating structure. A transistor is positioned in each of the plurality of semiconductor regions. Each of the transistors includes a gate that has a first lateral dimension and an end that has a position relative to its border. A voltage source is electrically coupled to the transistors whereby levels of currents flowing through the transistors are indicative of the positions of the ends of the gates relative to their borders.Type: ApplicationFiled: May 18, 2007Publication date: November 20, 2008Inventors: Srikanteswara Dakshina-Murthy, Chew Hoe Ang
-
Patent number: 7453159Abstract: A semiconductor chip comprises a semiconductor substrate having integrated circuits formed on a cell region and a peripheral circuit region adjacent to each other. A bond pad-wiring pattern is formed on the semiconductor substrate. A pad-rearrangement pattern is electrically connected to the bond pad-wiring pattern. The pad-rearrangement pattern includes a bond pad disposed over at least a part of the cell region. Thus, with the embodiments of the present invention, the overall chip size can thereby be substantially reduced and an MCP can be fabricated without the problems mentioned above.Type: GrantFiled: December 27, 2006Date of Patent: November 18, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hee Song, Il-Heung Choi, Jeong-Jin Kim, Hae-Jeong Sohn, Chung-Woo Lee
-
Publication number: 20080277792Abstract: Overlapping dummy patterns for a semiconductor device are disclosed. According to an embodiment, a first dummy pattern is formed on a substrate; a second dummy pattern is formed to be overlapped with the first dummy pattern; and a third dummy pattern is formed to provide an electrical connection between the first dummy pattern and the second dummy pattern.Type: ApplicationFiled: May 8, 2008Publication date: November 13, 2008Inventors: SANG HEE LEE, Gab Hwan Cho
-
Publication number: 20080265420Abstract: A method of forming a fully silicided semiconductor device with independent gate and source/drain doping and related device. At least some of the illustrative embodiments are methods comprising forming a gate stack over a substrate (the gate stack comprising a polysilicon layer and a blocking layer), and performing an ion implantation into an active region of the substrate adjacent to the gate stack (the blocking layer substantially blocks the ion implantation from the polysilicon layer).Type: ApplicationFiled: April 27, 2007Publication date: October 30, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Shaofeng Yu, Freidoon Mehrad, Jiong-Ping Lu
-
Publication number: 20080251922Abstract: An integrated circuit structure and methods for forming the same are provided. The integrated circuit structure includes a semiconductor substrate; a dielectric layer over the semiconductor substrate; an opening in the dielectric layer; a conductive line in the opening; a metal alloy layer overlying the conductive line; a first metal silicide layer overlying the metal alloy layer; and a second metal silicide layer different from the first metal silicide layer on the first metal silicide layer. The metal alloy layer and the first and the second metal silicide layers are substantially vertically aligned to the conductive line.Type: ApplicationFiled: April 11, 2007Publication date: October 16, 2008Inventors: Chien-Hsueh Shih, Shau-Lin Shue
-
Patent number: 7432559Abstract: A semiconductor structure includes a first silicon-containing layer comprising an element selected from the group consisting essentially of carbon and germanium wherein the silicon-containing layer has a first atomic percentage of the element to the element and silicon, a second silicon-containing layer comprising the element over the first silicon-containing layer, and a silicide layer on the second silicon-containing layer. The element in the second silicon-containing layer has a second atomic percentage of the element to the element and silicon, wherein the second atomic percentage is substantially lower than the first atomic percentage.Type: GrantFiled: September 19, 2006Date of Patent: October 7, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jerry Lai, Chii-Ming Wu, Chih-Wei Chang, Shau-Lin Shue
-
Patent number: 7429779Abstract: A semiconductor device includes a semiconductor substrate having an electrode formed above a surface thereof; a first insulating resin layer that is provided over the semiconductor substrate and has a first opening defined at a position corresponding to the electrode; a first wiring layer that is provided on the first insulating resin layer and is connected to the electrode through the first opening; a second insulating resin layer provided over the first insulating resin layer and the first wiring layer, the second insulating resin layer having a second opening that is defined at a position different from the position of the first opening in a direction of the surface of the semiconductor substrate; and a second wiring layer that is provided on the second insulating resin layer and is connected to the first wiring layer through the second opening, wherein the second wiring layer includes an induction element, and a sum of a thickness of the first insulating resin layer and a thickness of the second insulatinType: GrantFiled: July 26, 2005Date of Patent: September 30, 2008Assignee: Fujikura Ltd.Inventors: Kazuhisa Itoi, Masakazu Sato, Tatsuya Ito
-
Publication number: 20080224317Abstract: Highly thermally stable metal silicides and methods utilizing the metal silicides in semiconductor processing are provided. The metal silicides are preferably nickel silicides formed by the reaction of nickel with substitutionally carbon-doped single crystalline silicon which has about 2 atomic % or more substitutional carbon. Unexpectedly, the metal silicides are stable to temperatures of about 900° C. and higher and their sheet resistances are substantially unaffected by exposure to high temperatures. The metal silicides are compatible with subsequent high temperature processing steps, including reflow anneals of BPSG.Type: ApplicationFiled: February 21, 2008Publication date: September 18, 2008Applicant: ASM America, Inc.Inventors: Vladimir Machkaoutsan, Ernst H.A. Granneman
-
Publication number: 20080217781Abstract: The present invention provides a method for producing thin nickel (Ni) monosilicide or NiSi films (having a thickness on the order of about 30 nm or less), as contacts in CMOS devices wherein an amorphous Ni alloy silicide layer is formed during annealing which eliminates (i.e., completely by-passing) the formation of metal-rich silicide layers. By eliminating the formation of the metal-rich silicide layers, the resultant NiSi film formed has improved surface roughness as compared to a NiSi film formed from a metal-rich silicide phase. The method of the present invention also forms Ni monosilicide films without experiencing any dependence of the dopant type concentration within the Si-containing substrate that exists with the prior art NiSi films.Type: ApplicationFiled: April 17, 2008Publication date: September 11, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Christophe Detavernier, Simon Gaudet, Christian Lavoie, Conal E. Murray
-
Publication number: 20080217779Abstract: The present invention provides a semiconductor structure and the forming method thereof. The structure includes a substrate having a plurality of stacks; a conformal layer on the substrate and a portion of sidewalls of the plurality of the stacks; and a plurality of plugs between the plurality of stacks. In addition, the present invention also provides a method of forming the semiconductor structure, comprising steps of providing a substrate; forming a plurality of stacks on the substrate; forming a conformal layer on the stacks and on the substrate; removing a portion of the conformal layer to expose a sidewall and a top surface of the plurality of stacks; and forming a plurality of plugs between the stacks.Type: ApplicationFiled: July 27, 2007Publication date: September 11, 2008Applicant: NANYA TECHNOLOGY CORP.Inventors: Jar-Ming Ho, Shian-Jyh Lin, Ming-Yuan Huang
-
Publication number: 20080217780Abstract: The present invention provides a method for producing thin nickel (Ni) monosilicide or NiSi films (having a thickness on the order of about 30 nm or less), as contacts in CMOS devices wherein an amorphous Ni alloy silicide layer is formed during annealing which eliminates (i.e., completely by-passing) the formation of metal-rich silicide layers. By eliminating the formation of the metal-rich silicide layers, the resultant NiSi film formed has improved surface roughness as compared to a NiSi film formed from a metal-rich silicide phase. The method of the present invention also forms Ni monosilicide films without experiencing any dependence of the dopant type concentration within the Si-containing substrate that exists with the prior art NiSi films.Type: ApplicationFiled: April 17, 2008Publication date: September 11, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Christophe Detavernier, Simon Gaudet, Christian Lavoie, Conal E. Murray
-
Patent number: 7423344Abstract: A method of forming a film stack in an integrated circuit, said method comprising depositing a layer of silicon carbide adjacent a first layer of dielectric material, depositing a layer of silicon nitride adjacent the layer of silicon carbide, and depositing a second layer of dielectric material adjacent the layer of silicon nitride.Type: GrantFiled: February 26, 2007Date of Patent: September 9, 2008Assignee: Texas Instruments IncorporatedInventors: Tae S. Kim, Jin Zhao, Nathan J. Kruse, August J. Fischer, Ralf B. Willecke
-
Publication number: 20080197498Abstract: A fully-silicided gate electrode is formed from silicon and a metal by depositing at least two layers of silicon with the metal layer therebetween. One of the silicon layers may be amorphous silicon whereas the other silicon layer may be polycrystalline silicon. The silicon between the metal layer and the gate dielectric may be deposited in two layers having different crystallinities. This process enables greater control to be exercised over the phase of the silicide resulting from this silicidation process.Type: ApplicationFiled: August 29, 2005Publication date: August 21, 2008Applicant: Freescale Semiconductor, Inc.Inventors: Vidya Kaushik, Benoit Froment
-
Patent number: 7402863Abstract: A trench FET has source contacts which contact the entire top surface of source regions, and contact a portion of side walls of the source regions. The side walls of the source regions form a portion of the side walls of the trenches in the trench FET.Type: GrantFiled: June 21, 2005Date of Patent: July 22, 2008Assignee: International Rectifier CorporationInventor: David P. Jones
-
Publication number: 20080150143Abstract: A semiconductor device pad is configured to have the same voltage level as that of a semiconductor substrate. The pad includes a semiconductor substrate having a junction area doped with a high concentration of impurity ions, a polylayer portion at least a portion of which is electrically connected to the junction area and a metal layer portion electrically connected to the polylayer portion and receiving a voltage externally applied. The metal layer is configured to transfer the received voltage to the semiconductor substrate.Type: ApplicationFiled: July 26, 2007Publication date: June 26, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung-Hoon KIM, Joung-Yeal KIM
-
Publication number: 20080142974Abstract: This invention discloses a semiconductor device including an insulating film having a recess therein; an electric conductor formed inside the recess; a manganese silicate film formed on an upper surface of the conductor, the manganese silicate film being formed of a reaction product of a manganese with a silicon oxide insulating film. A method for manufacturing such a semiconductor device is also described.Type: ApplicationFiled: November 20, 2006Publication date: June 19, 2008Inventor: Shinichi Arakawa
-
Patent number: 7365430Abstract: Disclosed herein is a semiconductor device and method of manufacturing the same. A step between a memory cell formed in a cell region and a transistor formed in a peripheral circuit region is minimized, and the height of a gate in the memory cell is minimized. Accordingly, subsequent processes are facilitated and the electrical property of the device is thus improved.Type: GrantFiled: December 30, 2004Date of Patent: April 29, 2008Assignee: Hynix Semiconductor Inc.Inventor: Cheol Mo Jeong
-
Patent number: 7361597Abstract: A semiconductor device incorporating an alloy layer formed on a substrate; a gate electrode, a source electrode, and a drain electrode formed on the alloy layer at predetermined intervals therebetween; a gate insulating layer formed on the gate electrode in a gate electrode region; a first conductive layer formed on the substrate, including the source electrode and the drain electrode; and a second conductive layer and a metal silicide layer sequentially stacked on the first conductive layer and gate insulating layer.Type: GrantFiled: June 23, 2006Date of Patent: April 22, 2008Assignee: Dongbu Hitek Co., Ltd.Inventor: Sang Hyun Ban
-
Publication number: 20080083954Abstract: An object is to provide a semiconductor device mounted with memory which can be driven in the ranges of a current value and a voltage value which can be generated from a wireless signal. Another object is to provide write-once read-many memory to which data can be written anytime after manufacture of a semiconductor device. An antenna, antifuse-type ROM, and a driver circuit are formed over an insulating substrate. Of a pair of electrodes included in the antifuse-type ROM, the other of the pair of the electrodes is also formed through the same step and of the same material as a source electrode and a drain electrode of a transistor included in the driver circuit.Type: ApplicationFiled: October 3, 2007Publication date: April 10, 2008Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Tokunaga
-
Patent number: 7335930Abstract: An SRAM cell. The SRAM cell including: a first gate segment common to a first PFET and a first NFET, a second gate segment common to a second PFET and a second NFET; a first silicide layer contacting a first end of the first gate segment and a drain of the second PFET; a second silicide layer contacting a sidewall contact region of the second gate segment and a drain of the first PFET; a third silicide layer contacting a sidewall contact region of the first gate segment and a drain of the second NFET; a fourth silicide layer contacting a first end of the second gate segment, a drain of the first PFET and a drain of a fourth NFET; and a fifth silicide layer contacting a second end of the first gate segment and a drain of a third NFET.Type: GrantFiled: February 28, 2007Date of Patent: February 26, 2008Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, David V. Horak, Charles W. Koburger, III
-
Publication number: 20080029893Abstract: An integrated circuit layout on a semiconductor substrate includes a plurality of circuit modules and power rails. One of the power rails is a positive voltage supply rail, and another one is a negative voltage supply rail or a ground rail. The positive voltage supply rail is located on a first layer of the semiconductor substrate. The negative voltage supply rail is located on a second layer of the semiconductor substrate. The second layer is located below the first layer. In this way, the integrated circuit layout area is reduced as negative voltage supply rail is moved to another layer.Type: ApplicationFiled: July 20, 2007Publication date: February 7, 2008Applicant: Broadcom CorporationInventor: Chia-Lang CHANG
-
Patent number: 7326960Abstract: The invention includes a method of forming semiconductor circuitry wherein a first semiconductor structure comprising a first monocrystalline semiconductor substrate is bonded to a second semiconductor structure comprising a second monocrystalline semiconductor substrate. The first semiconductor substrate has a semiconductive material projection extending therefrom, and the second semiconductor substrate has an electrically conductive interconnect extending therethrough. The interconnect electrically connects with the semiconductive material projection, and comprises a different dopant type than the semiconductor material projection. The invention also includes a method of bonding a first monocrystalline semiconductor substrate construction to a second monocrystalline semiconductor substrate construction, wherein the first construction is doped to a first dopant type, and the second construction is doped to a second dopant type different from the first dopant type.Type: GrantFiled: March 31, 2006Date of Patent: February 5, 2008Assignee: Micron Technology, Inc.Inventor: Fernando Gonzalez
-
Patent number: 7327035Abstract: Systems are provided for producing a low frequency filter pole. A first bond pad is coupled to a power source. A second bond pad is inductively connected to the first bond pad by a first bond wire. A capacitor is connected to the second bond pad. A third bond pad is inductively connected to the second bond pad by a second bond wire. The second bond wire, in conjunction with the capacitor, forms a low frequency filter pole to mitigate noise in a regulated signal provided at the third bond pad.Type: GrantFiled: September 8, 2004Date of Patent: February 5, 2008Assignee: Texas Instruments IncorporatedInventors: Nathen Wainwright Barton, Chih-Ming Hung
-
Publication number: 20080017988Abstract: A method of forming a copper metal line in a semiconductor device includes depositing an interlayer insulating layer on a semiconductor substrate having a lower metal line, forming a via contact hole and a metal line pattern in the semiconductor substrate, sequentially depositing a barrier metal film and a copper seed layer, forming a copper film on a surface of the semiconductor substrate, removing the copper film and the barrier metal film, other than the portion of a copper metal line to be formed, removing a native oxide film existing on a surface of the copper metal line of the semiconductor substrate, depositing a silicon layer on the semiconductor substrate, making the deposited silicon layer and copper metal react to each other to form a copper silicide layer, removing a remaining silicon layer without being reacted, and depositing an insulating anti-diffusion film over the semiconductor substrate.Type: ApplicationFiled: July 9, 2007Publication date: January 24, 2008Applicant: DONGBU HITEK CO., LTD.Inventor: Hyuk PARK
-
Publication number: 20070226995Abstract: A system and method for reducing power losses in a semiconductor device, especially a photovoltaic cell. The system includes a semiconductor device that includes at least one conductive crossbar with a pattern and a substrate that includes similarly patterned supplemental crossbars. The crossbars are coated with the adhesive solder paste and superimposed on each other. The adhesive solder paste when heated forms a conductive path between the crossbars and the supplemental crossbars while simultaneously adhering the crossbars and the supplemental crossbars together. Thereafter an under-fill material is deposited into voids defined by gaps between the semiconductor device and the backplate.Type: ApplicationFiled: March 29, 2007Publication date: October 4, 2007Inventor: Gregory Alan Bone
-
Patent number: 7271486Abstract: A method for providing a low resistance non-agglomerated Ni monosilicide contact that is useful in semiconductor devices. Where the inventive method of fabricating a substantially non-agglomerated Ni alloy monosilicide comprises the steps of: forming a metal alloy layer over a portion of a Si-containing substrate, wherein said metal alloy layer comprises of Ni and one or multiple alloying additive(s), where said alloying additive is Ti, V, Ge, Cr, Zr, Nb, Mo, Hf, Ta, W, Re, Rh, Pd or Pt or mixtures thereof; annealing the metal alloy layer at a temperature to convert a portion of said metal alloy layer into a Ni alloy monosilicide layer; and removing remaining metal alloy layer not converted into Ni alloy monosilicide. The alloying additives are selected for phase stability and to retard agglomeration. The alloying additives most efficient in retarding agglomeration are most efficient in producing silicides with low sheet resistance.Type: GrantFiled: March 8, 2005Date of Patent: September 18, 2007Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Roy A. Carruthers, Christophe Detavernier, James M. E. Harper, Christian Lavoie
-
Patent number: 7262473Abstract: A method for forming a contact capable of tolerating an O2 environment up to several hundred degrees Celsius for several hours is disclosed. To slow down the metal oxide front of the metal layer at the metal-polysilicon interface, the metal layer is surrounded by one or more oxygen sink spacers and layers. These oxygen sink spacers and layers are oxidized before the metal layer at the bottom of the plug is oxidized. Accordingly, the conductive connection between the polysilicon and any device built on top of the barrier layer is preserved.Type: GrantFiled: December 15, 2003Date of Patent: August 28, 2007Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Publication number: 20070170588Abstract: A conductive layer is formed in or on a substrate. A first metal film is then formed on the substrate including the conductive layer. The substrate is then subjected to heat treatment to allow the first metal film to react with the conductive layer to thereby form a silicide film selectively on the conductive layer. A second metal film is then formed only on the silicide film by selective CVD. An insulating film is then formed over the substrate including the second metal film. A predetermined region of the insulating film is removed to form a contact hole reaching the second metal film. The inside of the contact hole is cleaned to remove a degenerated layer formed on the surface of the second metal film existing on the bottom of the contact hole.Type: ApplicationFiled: October 10, 2006Publication date: July 26, 2007Inventor: Satoru Goto
-
Patent number: 7230337Abstract: The present invention reduces the effective dielectric constant of the interlayer insulating film while inhibiting the decrease of the reliability of the semiconductor device, which otherwise is caused by a moisture absorption. A copper interconnect comprising a Cu film 209 is formed in multilayer films comprising a L-Ox™ film 203 and a SiO2 film 204. Since the L-Ox™ film 203 comprises ladder-shaped siloxane hydride structure, the film thickness and the film characteristics are stable, and thus changes in the film quality is scarcely occurred during the manufacturing process.Type: GrantFiled: January 21, 2004Date of Patent: June 12, 2007Assignee: NEC Electronics CorporationInventors: Tatsuya Usami, Takashi Ishigami, Tetsuya Kurokawa, Noriaki Oda
-
Patent number: 7173312Abstract: A semiconductor structure and method that is capable of generating a local mechanical gate stress for channel mobility modification are provided. The semiconductor structure includes at least one NFET and at least one PFET on a surface of a semiconductor substrate. The at least one NFET has a gate stack structure comprising a gate dielectric, a first gate electrode layer, a barrier layer, a Si-containing second gate electrode layer and a compressive metal, and the at least one PFET has a gate stack structure comprising a gate dielectric, a first gate electrode layer, a barrier layer and a tensile metal or a silicide.Type: GrantFiled: December 15, 2004Date of Patent: February 6, 2007Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Bruce B. Doris, Thomas S. Kanarsky, Xiao H. Liu, Huilong Zhu
-
Patent number: 7160800Abstract: Disclosed herein are various embodiments of semiconductor devices and related methods of manufacturing a semiconductor device. In one embodiment, a method includes providing a semiconductor substrate and forming a metal silicide on the semiconductor substrate. In addition, the method includes treating an exposed surface of the metal silicide with a hydrogen/nitrogen-containing compound to form a treated layer on the exposed surface, where the composition of the treated layer hinders oxidation of the exposed surface. The method may then further include depositing a dielectric layer over the treated layer and the exposed surface of the metal silicide.Type: GrantFiled: January 7, 2005Date of Patent: January 9, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Zhen-Cheng Wu, Cheng-Hung Chang, Yu-Lien Huang, Shwang-Ming Cheng
-
Patent number: 7148578Abstract: A semiconductor chip comprises a semiconductor substrate having integrated circuits formed on a cell region and a peripheral circuit region adjacent to each other. A bond pad-wiring pattern is formed on the semiconductor substrate. A pad-rearrangement pattern is electrically connected to the bond pad-wiring pattern. The pad-rearrangement pattern includes a bond pad disposed over at least a part of the cell region. The bond pad-wiring pattern is formed substantially in a center region of the semiconductor substrate. Thus, with the embodiments of the present invention, the overall chip size can thereby be substantially reduced and an MCP can be fabricated without the problems mentioned above.Type: GrantFiled: August 28, 2003Date of Patent: December 12, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hee Song, Il-Heung Choi, Jeong-Jin Kim, Hae-Jeong Sohn, Chung-Woo Lee
-
Patent number: 7148570Abstract: Low resistivity, C54-phase TiSi2 is formed in narrow lines on heavily doped polysilicon by depositing a bi-layer silicon film. A thin, undoped amorphous layer is deposited on top of a heavily doped layer. The thickness of the undoped amorphous Si is about 2.4 times the thickness of the subsequently deposited Ti film. Upon thermal annealing above 750° C., the undoped amorphous Si is consumed by the reaction of Ti+Si to form TiSi2, forming a low-resistivity, C54-phase TiSi2 film on top of heavily doped polysilicon. The annealing temperature required to form C54 phase TiSi2 is reduced by consuming undoped amorphous Si in the reaction of Ti and Si, as compared with heavily doped polysilicon. Narrow lines (<0.3 ?m) of low-resistivity, C54-phase TiSi2 films on heavily doped polysilicon are thus achieved.Type: GrantFiled: August 13, 2001Date of Patent: December 12, 2006Assignee: SanDisk 3D LLCInventors: Scott Brad Herner, Michael A. Vyvoda
-
Patent number: 7109556Abstract: The present invention provides source/drain electrode 100 for a transistor 105. The source/drain electrode 100 comprises a plurality of polysilicon grains 100 located over a source/drain region 115. A metal salicide layer 120 conformally coats the plurality of polysilicon grains. The present invention also includes a method of fabricating the above described source/drain electrode 200, and integrated circuit 800 have includes a semiconductor device 805 having the described source/drain electrodes 810.Type: GrantFiled: November 16, 2004Date of Patent: September 19, 2006Assignee: Texas Instruments IncorporatedInventors: Majid M. Mansoori, Christoph Wasshuber
-
Patent number: 7105443Abstract: A method for fabricating epitaxial cobalt disilicide layers uses a cobalt-nitride thin film. Epitaxial cobalt disilicide (CoSi2) layers are fabricated using a cobalt-nitride thin film in a salicide process, wherein a silicide is formed on source/drain regions and a polysilicon gate electrode of a nanoscale MOS transistor. Epitaxial CoSi2 layers can be fabricated on source/drain regions and a gate electrode of a silicon substrate using a cobalt-nitride thin film, without the formation of an interlayer between a cobalt layer and the silicon substrate.Type: GrantFiled: December 10, 2004Date of Patent: September 12, 2006Assignee: Korea Advanced Institute of Science and TechnologyInventors: Byung-Tae Ahn, Sun-Il Kim, Seung-Ryul Lee, Jong-Ho Park
-
Patent number: 7102234Abstract: A method of reducing the contact resistance of metal silicides to the p+ silicon area or the n+ silicon area of the substrate comprising: (a) forming a metal germanium (Ge) layer over a silicon-containing substrate, wherein said metal is selected from the group consisting of Co, Ti, Ni and mixtures thereof; (b) optionally forming an oxygen barrier layer over said metal germanium layer; (c) annealing said metal germanium layer at a temperature which is effective in converting at least a portion thereof into a substantially non-etchable metal silicide layer, while forming a Si—Ge interlayer between said silicon-containing substrate and said substantially non-etchable metal silicide layer; and (d) removing said optional oxygen barrier layer and any remaining alloy layer. When a Co or Ti alloy is employed, e.g.Type: GrantFiled: April 19, 2004Date of Patent: September 5, 2006Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Roy Arthur Carruthers, James McKell Edwin Harper, Christian Lavoie, Ronnen Andrew Roy, Yun Yu Wang
-
Patent number: 7061115Abstract: The present invention relates to selectively electrically connecting an electrical interconnect line, such as a bit line of a memory cell, with an associated contact stud and electrically isolating the interconnect line from other partially underlying contact studs for other electrical features, such as capacitor bottom electrodes. The interconnect line can be formed as initially partially-connected to all contact studs, thereby allowing the electrical features to be formed in closer proximity to one another for higher levels of integration. In subsequent steps of fabrication, the contact studs associated with memory cell features other than the interconnect line can be isolated from the interconnect line by the removal of a silicide cap, or the selective etching of a portion of these contact studs, and the formation of an insulating sidewall between the non-selected contact stud and the interconnect line.Type: GrantFiled: December 3, 2003Date of Patent: June 13, 2006Assignee: Micron Technology, Inc.Inventor: John M. Drynan
-
Patent number: 7056794Abstract: A method is provided for fabricating a single-metal or dual metal replacement gate structure for a semiconductor device; the structure includes a silicide contact to the gate region. A dummy gate structure and sacrificial gate dielectric are removed to expose a portion of the substrate; a gate dielectric is formed thereon. A metal layer is formed overlying the gate dielectric and the dielectric material. This metal layer may conveniently be a blanket metal layer covering a device wafer. A silicon layer is then formed overlying the metal layer; this layer may also be a blanket wafer. A planarization or etchback process is then performed, so that the top surface of the dielectric material is exposed while other portions of the metal layer and the silicon layer remain in the gate region and have surfaces coplanar with the top surface of the dielectric material. A silicide contact is then formed which is in contact with the metal layer in the gate region.Type: GrantFiled: January 9, 2004Date of Patent: June 6, 2006Assignee: International Business Machines CorporationInventors: Victor Ku, An Steegen, Hsing-Jen C. Wann
-
Patent number: 7030451Abstract: A method and apparatus for performing nickel salicidation is disclosed. The nickel salicide process typically includes: forming a processed substrate including partially fabricated integrated circuit components and a silicon substrate; incorporating nitrogen into the processed substrate; depositing nickel onto the processed substrate; annealing the processed substrate so as to form nickel mono-silicide; removing the unreacted nickel; and performing a series procedures to complete integrated circuit fabrication. This nickel salicide process increases the annealing temperature range for which a continuous, thin nickel mono-silicide layer can be formed on silicon by salicidation. It also delays the onset of agglomeration of nickel mono-silicide thin-films to a higher annealing temperature. Moreover, this nickel salicide process delays the transformation from nickel mono-silicide to higher resistivity nickel di-silicide, to higher annealing temperature.Type: GrantFiled: March 15, 2005Date of Patent: April 18, 2006Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Pooi See Lee, Kin Leong Pey, Alex See, Lap Chan
-
Patent number: 7019351Abstract: The invention includes methods of forming circuit devices. A metal-containing material comprising a thickness of no more than 20 ? (or alternatively comprising a thickness resulting from no more than 70 ALD cycles) is formed between conductively-doped silicon and a dielectric layer. The conductively-doped silicon can be n-type silicon and the dielectric layer can be a high-k dielectric material. The metal-containing material can be formed directly on the dielectric layer, and the conductively-doped silicon can be formed directly on the metal-containing material. The circuit device can be a capacitor construction or a transistor construction. If the circuit device is a transistor construction, such can be incorporated into a CMOS assembly. Various devices of the present invention can be incorporated into memory constructions, and can be incorporated into electronic systems.Type: GrantFiled: March 12, 2003Date of Patent: March 28, 2006Assignee: Micron Technology, Inc.Inventors: Denise M. Eppich, Ronald A. Weimer
-
Patent number: 7015588Abstract: According to a semiconductor device of the present invention, a layer of an electric insulator is provided on a semiconductor substrate. A connection pad having a part exposed to a layer surface is provided in the layer. A transistor structure opposed to the connection pad across the electric insulator is provided on the semiconductor substrate. The transistor structure comprises a polysilicon gate opposed to the connection pad across the insulator in the thickness direction of the layer, and a diffusion region provided outside of the respective opposed side edges of the polysilicon gate on a plane where the polysilicon gate is formed. As a result, according to the present invention, a power supply noise between I/O is absorbed and there is provided an excellent effect on an EMI and an EMS especially.Type: GrantFiled: November 6, 2003Date of Patent: March 21, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Shigeyuki Komatsu
-
Patent number: 6992388Abstract: This invention relates to a method for manufacturing a semiconductor device having polysilicon lines with micro-roughness on the surface. The micro-rough surface of the polysilicon lines help produce smaller grain size silicide film during the formation phase to reduce the sheet resistance. The micro-rough surface of the polysilicon lines also increases the effective surface area of the silicide contacting polysilicon lines thereby reduces the overall resistance of the final gate structure after metallization.Type: GrantFiled: February 6, 2002Date of Patent: January 31, 2006Assignee: STMicroelectronics, Inc.Inventor: Ming Michael Li
-
Patent number: 6992916Abstract: A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.Type: GrantFiled: June 13, 2003Date of Patent: January 31, 2006Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Jhon-Jhy Liaw
-
Patent number: 6967408Abstract: The present invention relates to gate stack structure that is fabricated by a process for selectively plasma etching a structure upon a semiconductor substrate to form a designated topographical structure thereon utilizing an undoped silicon dioxide layer as an etch stop. In one embodiment, a substantially undoped silicon dioxide layer is formed upon a layer of semiconductor material. A doped silicon dioxide layer is then formed upon said undoped silicon dioxide layer. The doped silicon dioxide layer is etched to create the topographical structure. The etch has a material removal rate that is at least 10 times higher for doped silicon dioxide than for undoped silicon dioxide or the semiconductor material. One application of the inventive process includes selectively plasma etching a multilayer structure to form a self-aligned contact between adjacent gate stacks and a novel gate structure resulting therefrom.Type: GrantFiled: May 25, 2000Date of Patent: November 22, 2005Assignee: Micron Technology, Inc.Inventor: Kei-Yu Ko
-
Patent number: 6958505Abstract: There is provided an integrated circuit having active components including junctions formed in a monocrystalline substrate doped locally, and at least one passive component situated above the active components. The integrated circuit includes a first insulating layer separating the active components and abase of the passive component, and a metal terminal for electrically connecting the passive component with at least one of the active components. The metal terminal is formed in the thickness of the first insulating layer and has a contact surface that projects from the limits of a junction of the one active component. In a preferred embodiment, the passive component is a capacitor. Also provided is a method of fabricating an integrated circuit that includes MOS transistors and an onboard memory plane of DRAM cells in a matrix.Type: GrantFiled: September 18, 2001Date of Patent: October 25, 2005Assignee: STMicroelectronics S.A.Inventors: Catherine Mallardeau, Pascale Mazoyer, Marc Piazza
-
Patent number: 6943389Abstract: A solid-state imaging device comprises an image pickup unit having unit cells including opto-electrical converter elements, said unit cells being disposed in a two-dimensional array, a selection line made of polysilicon for selectively determining the unit cells in the same row within the image pickup unit, a read-out line made of polysilicon for reading out an electric charge accumulated in the opto-electrical converter elements of the unit cells in the same row within the image pickup unit, a signal line transmitting pixel signals produced from the unit cells in the same row within the image pickup unit, a reset line made of polysilicon for discharging the unit cells in the same row within the image pickup unit down to a desired voltage level, a driver circuit located on one side of the image pickup unit for supplying drive signals to the read-out line, the selection line, and the reset line, respectively, and a read-out auxiliary wiring disposed along at least the read-out line and electrically connected tType: GrantFiled: September 25, 2003Date of Patent: September 13, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Tetsuya Yamaguchi, Ryohei Miyagawa, Yoshitaka Egawa
-
Patent number: 6936918Abstract: A MEMS device has at least one conductive path extending from the top facing side of its substrate (having MEMS structure) to the bottom side of the noted substrate. The at least one conductive path extends through the substrate as noted to electrically connect the bottom facing side with the MEMS structure.Type: GrantFiled: April 19, 2004Date of Patent: August 30, 2005Assignee: Analog Devices, Inc.Inventors: Kieran P. Harney, Lawrence E. Felton, Thomas Kieran Nunan, Susan A. Alie, Bruce Wachtmann
-
Patent number: 6924544Abstract: A semiconductor device with a resistor element whose the resistance value can be adjusted to a desired value without changing dimensions thereof is provided. The resistor element is formed of a poly-Si layer formed on an insulator over a semiconductor substrate. An impurity is introduced into the poly-Si layer by the use of ion implantation. In the vicinity of both ends of the poly-Si layer forming the resistor element, silicide layers each made of cobalt silicide or the like are formed over an upper surface of the poly-Si layer. The area of one silicide layer is larger than that of the other silicide layer. By adjusting the area of the one silicide layer, the length between the silicide layers is adjusted and the resistance value of the resistor element can be adjusted without changing the shape of the poly-Si layer.Type: GrantFiled: January 29, 2004Date of Patent: August 2, 2005Assignees: Hitachi, Ltd., Hitachi Display Devices, Ltd.Inventors: Shinichiro Wada, Hiromi Shimamoto
-
Patent number: 6906420Abstract: The semiconductor device of the present invention includes: a substrate; a first conductor film supported by the substrate; an insulating film formed on the substrate to cover the first conductor film, an opening being formed in the insulating film; and a second conductor film, which is formed within the opening of the insulating film and is in electrical contact with the first conductor film. The second conductor film includes: a silicon-containing titanium nitride layer formed within the opening of the insulating film; and a metal layer formed over the silicon-containing titanium nitride layer. The metal layer is mainly composed of copper.Type: GrantFiled: December 18, 2003Date of Patent: June 14, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Takeshi Harada