Having Cylindrical, Crown, Or Fin-type Shape (epo) Patents (Class 257/E21.014)
-
Patent number: 8039392Abstract: A memory device has a sidewall insulating member with a sidewall insulating member length according to a first spacer layer thickness. A first electrode formed from a second spacer layer having a first electrode length according to a thickness of a second spacer layer and a second electrode formed from the second spacer layer having a second electrode length according to the thickness of the second spacer layer are formed on sidewalls of the sidewall insulating member. A bridge of memory material having a bridge width extends from a top surface of the first electrode to a top surface of the second electrode across a top surface of the sidewall insulating member, wherein the bridge comprises memory material.Type: GrantFiled: September 23, 2010Date of Patent: October 18, 2011Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, ChiaHua Ho, Kuang Yeu Hsieh
-
Patent number: 8039843Abstract: A semiconductor substrate according to an embodiment includes: a first semiconductor wafer having a first crystal; and a second semiconductor wafer formed of a second crystal substantially same as the first crystal on the first semiconductor wafer, a crystal-axis direction of unit cell thereof being twisted at a predetermined angle around a direction vertical to a principal surface of the second semiconductor wafer from that of the first semiconductor wafer.Type: GrantFiled: August 15, 2008Date of Patent: October 18, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Inaba
-
Patent number: 8012811Abstract: A feature is formed in an integrated circuit by providing one or more layers to be patterned, providing a first layer overlying the one or more layers to be patterned, and providing a second layer overlying the first layer. The second layer is patterned to form a raised feature with one or more sidewalls. Subsequently, the first layer is processed such that components of the first layer deposit on the one or more sidewalls of the raised feature to form a mask. The mask is used to pattern the one or more layers to be patterned.Type: GrantFiled: January 3, 2008Date of Patent: September 6, 2011Assignee: International Business Machines CorporationInventors: Kuan-Neng Chen, John Christopher Arnold, Niranjana Ruiz
-
Patent number: 8008136Abstract: A method may include forming a gate electrode over a fin structure, depositing a first metal layer on a top surface of the gate electrode, performing a first silicide process to convert a portion of the gate electrode into a metal-silicide compound, depositing a second metal layer on a top surface of the metal-silicide compound, and performing a second silicide process to form a fully-silicided gate electrode.Type: GrantFiled: April 20, 2006Date of Patent: August 30, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Ming-Ren Lin, Witold P. Maszara, Haihong Wang, Bin Yu
-
Patent number: 7998825Abstract: A method for fabricating a semiconductor device includes: forming an etch stop pattern over a conductive layer, the etch stop pattern having a first opening exposing a top surface of the conductive layer; forming an insulation layer over the etch stop pattern; selectively etching the insulation layer to form a second opening exposing the top surface of the conductive layer; and enlarging the second opening until the etch stop pattern is exposed.Type: GrantFiled: December 24, 2008Date of Patent: August 16, 2011Assignee: Hynix Semiconductor Inc.Inventors: Han-Sang Song, Jong-Bum Park, Jong-Kook Park
-
Patent number: 7994561Abstract: A semiconductor device for preventing the leaning of storage nodes and a method of manufacturing the same is described. The semiconductor device includes support patterns that are formed to support a plurality of cylinder type storage nodes. The support patterns are formed of a BN layer and have a hexagonal structure. The BN layer forming the support patterns has compressive stress as opposed to tensile stress and can therefore withstand cracking in the support patterns.Type: GrantFiled: July 9, 2008Date of Patent: August 9, 2011Assignee: Hynix Semiconductor Inc.Inventors: Hun Kim, Byung Soo Eun
-
Patent number: 7989354Abstract: Disclosed is a patterning method including: forming a first film on a substrate; forming a first resist film on the first film; processing the first resist film into a first resist pattern having a preset pitch by photolithography; forming a silicon oxide film on the first resist pattern and the first film by alternately supplying a first gas containing organic silicon and a second gas containing an activated oxygen species to the substrate; forming a second resist film on the silicon oxide film; processing the second resist film into a second resist pattern having a preset pitch by the photolithography; and processing the first film by using the first resist pattern and the second resist pattern as a mask.Type: GrantFiled: June 6, 2008Date of Patent: August 2, 2011Assignee: Tokyo Electron LimitedInventors: Shigeru Nakajima, Kazuhide Hasebe, Pao-Hwa Chou, Mitsuaki Iwashita, Reiji Niino
-
Patent number: 7973389Abstract: A method of forming an isolated tri-gate semiconductor body comprises patterning a bulk substrate to form a fin structure, depositing an insulating material around the fin structure, recessing the insulating material to expose a portion of the fin structure that will be used for the tri-gate semiconductor body, depositing a nitride cap over the exposed portion of the fin structure to protect the exposed portion of the fin structure, and carrying out a thermal oxidation process to oxidize an unprotected portion of the fin structure below the nitride cap. The oxidized portion of the fin isolates the semiconductor body that is being protected by the nitride cap. The nitride cap may then be removed. The thermal oxidation process may comprise annealing the substrate at a temperature between around 900° C. and around 1100° C. for a time duration between around 0.5 hours and around 3 hours.Type: GrantFiled: November 10, 2009Date of Patent: July 5, 2011Assignee: Intel CorporationInventors: Rafael Rios, Jack Kavalieros, Stephen M. Cea
-
Patent number: 7968930Abstract: For an embodiment, a memory array has a plurality fins protruding from a substrate. A tunnel dielectric layer overlies the fins. A plurality floating gates overlie the tunnel dielectric layer, and the floating gates correspond one-to-one with the fins protruding from the substrate. An intergate dielectric layer overlies the floating gates. A control gate layer overlies the intergate dielectric layer. Each fin includes an upper surface rounded by isotropic etching.Type: GrantFiled: August 25, 2010Date of Patent: June 28, 2011Assignee: Micron Technology, Inc.Inventor: Seiichi Aritome
-
Publication number: 20110115051Abstract: A semiconductor device may include a semiconductor substrate and a plurality of three-dimensional capacitors on the semiconductor substrate. Each of the plurality of three-dimensional capacitors may include a first three-dimensional electrode, a capacitor dielectric layer, and a second three-dimensional electrode with the first three-dimensional electrode between the capacitor dielectric layer and the semiconductor substrate and with the capacitor dielectric layer between the first and second three-dimensional electrodes. A plurality of capacitor support pads may be provided with each capacitor support pad being arranged between adjacent first three-dimensional electrodes of adjacent three-dimensional capacitors with portions of the capacitor dielectric layers between the capacitor support pads and the semiconductor substrate. Related methods and apparatuses are also discussed.Type: ApplicationFiled: July 2, 2010Publication date: May 19, 2011Inventors: Shin-hye Kim, Kyung-mun Byun, Hong-rae Kim, Gil-heyun Choi, Eun-kee Hong
-
Patent number: 7915659Abstract: A method that includes forming a semiconductor fin, forming a sacrificial material adjacent the semiconductor fin, covering the sacrificial material with a dielectric material, forming a cavity by removing the sacrificial material from under the dielectric material, and forming a gate in the cavity. System and devices are also provided.Type: GrantFiled: March 6, 2008Date of Patent: March 29, 2011Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Patent number: 7906802Abstract: Some embodiments comprise a plurality of fins, wherein at least a first fin of the plurality of fins comprises a different fin width compared to a fin width of another fin of the plurality of fins. At least a second fin of the plurality of fins comprises a different crystal surface orientation compared to another fin of the plurality of fins.Type: GrantFiled: January 28, 2009Date of Patent: March 15, 2011Assignee: Infineon Technologies AGInventors: Peter Baumgartner, Domagoj Siprak
-
Patent number: 7868395Abstract: A semiconductor device includes a fin-shaped semiconductor layer, a gate electrode section formed in a widthwise direction of the semiconductor layer with a gate insulation film interposed therebetween, the gate electrode section including a plurality of electrode materials having different work functions and stacked one another, and a channel section formed adjacent to the gate insulation film in the semiconductor layer. The semiconductor device further includes source and drain regions formed adjacent to the channel section.Type: GrantFiled: July 31, 2006Date of Patent: January 11, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Watanabe, Kimitoshi Okano, Takashi Izumida
-
Patent number: 7867885Abstract: A nanometer-scale post structure and a method for forming the same are disclosed. More particularly, a post structure, a light emitting device using the structure, and a method for forming the same, which is capable of forming a nanometer-scale post structure having a repetitive pattern by using an etching process, are disclosed. The method includes forming unit patterns on a substrate by use of a first material, growing a wet-etchable second material on the substrate formed with the unit patterns, and wet etching the substrate having the grown second material.Type: GrantFiled: February 22, 2007Date of Patent: January 11, 2011Assignees: LG Electronics Inc., LG Innotek Co., Ltd.Inventor: Duk Kyu Bae
-
Patent number: 7838345Abstract: An electronic device can include a first semiconductor fin and a second semiconductor fin, each spaced-apart from the other. The electronic device can also include a bridge lying between and contacting each of the first semiconductor fin and the second semiconductor fin along only a portion of length of each of the first semiconductor fin and the second semiconductor fin, respectively. In another aspect, a process for forming an electronic device can include forming a first semiconductor fin and a second semiconductor fin from a semiconductor layer, each of the first semiconductor fin and the second semiconductor fin spaced-apart from the other. The process can also include forming a bridge that contacts the first semiconductor fin and second semiconductor fin. The process can further include forming a conductive member, including a gate electrode, lying between the first semiconductor fin and second semiconductor fin.Type: GrantFiled: May 2, 2006Date of Patent: November 23, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Zhonghai Shi, Bich-Yen Nguyen, Héctor Sánchez
-
Patent number: 7824998Abstract: A method includes forming an amorphous carbon layer over a first dielectric layer formed over a substrate, forming a second dielectric layer over the amorphous carbon layer; and forming an opening within the amorphous carbon layer and second dielectric layer by a first etch process to partially expose a top surface of the first dielectric layer. A substantially conformal metal-containing layer is formed over the second dielectric layer and within the opening. The second dielectric layer and a portion of the metal-containing layer are removed. The amorphous carbon layer is removed by an oxygen-containing plasma process to expose a top surface of the first dielectric layer. An insulating layer is formed over the metal-containing layer, and a second metal-containing layer is formed over the insulating layer to form a capacitor.Type: GrantFiled: January 22, 2009Date of Patent: November 2, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yuan-Hung Liu, Ming Chyi Liu, Yeur-Luen Tu, Chi-Hsin Lo, Chia-Shiung Tsai
-
Patent number: 7825437Abstract: In general, in one aspect, a method includes forming N-diffusion and P-diffusion fins in a semiconductor substrate. A P-diffusion gate layer is formed over the semiconductor substrate and removed from the N-diffusion fins. A pass-gate N-diffusion gate layer is formed over the semiconductor substrate and removed from the P-diffusion fins and pull-down N-diffusion fins. A pull-down N-diffusion layer is formed over the semiconductor substrate.Type: GrantFiled: December 28, 2007Date of Patent: November 2, 2010Assignee: Intel CorporationInventors: Ravi Pillarisetty, Suman Datta, Jack Kavalieros, Brian S. Doyle, Uday Shah
-
Patent number: 7820508Abstract: A semiconductor device having a capacitor and a method of fabricating the same may be provided. A method of fabricating a semiconductor device may include forming an etch stop layer and a mold layer sequentially on a substrate, patterning the mold layer to form a mold electrode hole exposing a portion of the etch stop layer, etching selectively the exposed etch stop layer by an isotropic dry etching process to form a contact electrode hole through the etch stop layer to expose a portion of the substrate, forming a conductive layer on the substrate and removing the conductive layer on the mold layer on the mold layer to form a cylindrical bottom electrode in the mold and contact electrode holes. The isotropic dry etching process may utilize a process gas including main etching gas and selectivity adjusting gas. The selectivity adjusting gas may increase an etch rate of the etch stop layer by more than an etch rate of the mold layer by the isotropic wet etching process.Type: GrantFiled: November 6, 2006Date of Patent: October 26, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Min Oh, Jeong-Nam Han, Chang-Ki Hong, Woo-Gwan Shim, Im-Soo Park
-
Patent number: 7820520Abstract: An integrated circuit has a plurality of terminals for making electrical connection to the integrated circuit. At least one device is formed adjacent an outer edge of the integrated circuit. The device includes at least one metal conductor for forming an edge seal for protecting the integrated circuit during die singulation. The device is coupled to one or more functional circuits within the integrated circuit by routing the at least one metal conductor to the one or more functional circuits, the at least one device providing a reactance value to the one or more functional circuits for non-test operational use. The device may be formed as one or more capacitors or as one or more inductors. Various structures may be used for the capacitor and the inductor.Type: GrantFiled: March 22, 2007Date of Patent: October 26, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Ertugrul Demircan, Jack M. Higman
-
Patent number: 7800141Abstract: An electronic device can include a semiconductor fin overlying an insulating layer. The electronic device can also include a semiconductor layer overlying the semiconductor fin. The semiconductor layer can have a first portion and a second portion that are spaced-apart from each other. In one aspect, the electronic device can include a conductive member that lies between and spaced-apart from the first and second portions of the semiconductor layer. The electronic device can also include a metal-semiconductor layer overlying the semiconductor layer. In another aspect, the semiconductor layer can abut the semiconductor fin and include a dopant. In a further aspect, a process of forming the electronic device can include reacting a metal-containing layer and a semiconductor layer to form a metal-semiconductor layer. In another aspect, a process can include forming a semiconductor layer, including a dopant, abutting a wall surface of a semiconductor fin.Type: GrantFiled: July 16, 2008Date of Patent: September 21, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Da Zhang, Bich-Yen Nguyen
-
Patent number: 7795664Abstract: For an embodiment, a memory array has a plurality fins protruding from a substrate. A tunnel dielectric layer overlies the fins. A plurality floating gates overlie the tunnel dielectric layer, and the floating gates correspond one-to-one with the fins protruding from the substrate. An intergate dielectric layer overlies the floating gates. A control gate layer overlies the intergate dielectric layer. Each fin includes an upper surface rounded by isotropic etching.Type: GrantFiled: October 23, 2008Date of Patent: September 14, 2010Assignee: Micron Technology, Inc.Inventor: Seiichi Aritome
-
Patent number: 7785920Abstract: A pillar-type phase change memory element comprises first and second electrode elements and a phase change element therebetween. A second electrode material and a chlorine-sensitive phase change material are selected. A first electrode element is formed. The phase change material is deposited on the first electrode element and the second electrode material is deposited on the phase change material. The second electrode material and the phase change material are etched without the use of chlorine to form a second electrode element and a phase change element. The second electrode material selecting step, the phase change material selecting step and the etching procedure selecting step are carried out so that the phase change element is not undercut relative to the second electrode element during etching.Type: GrantFiled: July 12, 2006Date of Patent: August 31, 2010Assignee: Macronix International Co., Ltd.Inventors: Hsiang-Lan Lung, ChiaHua Ho
-
Patent number: 7781297Abstract: The present invention discloses a semiconductor device and a method of manufacture thereof. The present invention prevents from leaning or collapsing in the subsequent dip-out process by making the bottom plate of adjacent capacitors to be connected each other and supported each other in patterning the conductive layer for the bottom plate of capacitor.Type: GrantFiled: May 2, 2008Date of Patent: August 24, 2010Assignee: Hynix Semiconductor Inc.Inventor: Won Sun Seo
-
Patent number: 7781818Abstract: The invention includes semiconductor constructions, and also includes methods of forming pluralities of capacitor devices. An exemplary method of the invention includes forming conductive storage node material within openings in an insulative material to form conductive containers. A retaining structure lattice is formed in physical contact with at least some of the containers, and subsequently the insulative material is removed to expose outer surfaces of the containers. The retaining structure can alleviate toppling or other loss of structural integrity of the container structures. The electrically conductive containers correspond to first capacitor electrodes. After the outer sidewalls of the containers are exposed, dielectric material is formed within the containers and along the exposed outer sidewalls. Subsequently, a second capacitor electrode is formed over the dielectric material. The first and second capacitor electrodes, together with the dielectric material, form a plurality of capacitor devices.Type: GrantFiled: November 9, 2006Date of Patent: August 24, 2010Assignee: Micron Technology, Inc.Inventors: H. Montgomery Manning, Thomas M. Graettinger
-
Patent number: 7781290Abstract: A complementary metal-oxide semiconductor (CMOS) device includes an NMOS thin body channel including a silicon epitaxial layer. An NMOS insulating layer is formed on a surface of the NMOS thin body channel and surrounds the NMOS thin body channel. An NMOS metal gate is formed on the NMOS insulating layer. The CMOS device further includes a p-channel metal-oxide semiconductor (PMOS) transistor including a PMOS thin body channel including a silicon epitaxial layer. A PMOS insulating layer is formed on a surface of and surrounds the PMOS thin body channel. A PMOS metal gate is formed on the PMOS insulating layer. The NMOS insulating layer includes a silicon oxide layer and the PMOS insulating layer includes an electron-trapping layer, the NMOS insulating layer includes a hole trapping dielectric layer and the PMOS insulating layer includes a silicon oxide layer, or the NMOS insulating layer includes a hole-trapping dielectric layer and the PMOS insulating layer includes an electron-trapping dielectric layer.Type: GrantFiled: April 23, 2008Date of Patent: August 24, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-young Lee, Sung-min Kim, Sung-dae Suk, Eun-jung Yun
-
Patent number: 7776684Abstract: Methods and apparatuses to increase a surface area of a memory cell capacitor are described. An opening in a second insulating layer deposited over a first insulating layer on a substrate is formed. The substrate has a fin. A first insulating layer is deposited over the substrate adjacent to the fin. The opening in the second insulating layer is formed over the fin. A first conducting layer is deposited over the second insulating layer and the fin. A third insulating layer is deposited on the first conducting layer. A second conducting layer is deposited on the third insulating layer. The second conducting layer fills the opening. The second conducting layer is to provide an interconnect to an upper metal layer. Portions of the second conducting layer, third insulating layer, and the first conducting layer are removed from a top surface of the second insulating layer.Type: GrantFiled: March 30, 2007Date of Patent: August 17, 2010Assignee: Intel CorporationInventors: Brian S. Doyle, Robert S. Chau, Vivek De, Suman Datta, Dinesh Somasekhar
-
Patent number: 7763530Abstract: The invention relates to a method of doping semiconductor material. Essentially, the method comprises mixing a quantity of particulate semiconductor material with an ionic salt or a preparation of ionic salts. Preferably, the particulate semiconductor material comprises nanoparticles with a size in the range 1 nm to 100 ?m. Most preferably, the particle size is in the range from 50 nm to 500 nm. Preferred semiconductor materials are intrinsic and metallurgical grade silicon. The invention extends to a printable composition comprising the doped semiconductor material as well as a binder and a solvent. The invention also extends to a semiconductor device formed from layers of the printable composition having p and n type properties.Type: GrantFiled: August 23, 2006Date of Patent: July 27, 2010Assignee: University of Cape TownInventors: David Thomas Britton, Margit Härting
-
Publication number: 20100151653Abstract: A method of forming a plurality of capacitors includes an insulative material received over a capacitor array area and a circuitry area. The array area comprises a plurality of capacitor electrode openings within the insulative material received over individual capacitor storage node locations. The intervening area comprises a trench. Conductive material is formed within the openings and against a sidewall portion of the trench to less than completely fill the trench. Covering material is formed over an elevationally outer lateral interface of the conductive material within the trench and the insulative material of the circuitry area. The insulative material within the array area is etched with a liquid etching solution effective to expose outer sidewall portions of the conductive material within the array area and to expose the conductive material within the trench. The conductive material within the array area is incorporated into a plurality of capacitors.Type: ApplicationFiled: February 22, 2010Publication date: June 17, 2010Applicant: Micron Technology, Inc.Inventors: Vishwanath Bhat, Kevin R. Shea, Farrell Good
-
Patent number: 7736965Abstract: Methods include making a FinFET device structure having multiple FinFET devices (e.g. ntype and/or ptype) with different metal conductors and/or different high-k insulators in the gates formed on a SOI substrate. One such method includes removing a second semiconductor layer from a second metal layer in a region above a second cap layer, from adjoining regions and from regions adjacent to a second fin.Type: GrantFiled: December 6, 2007Date of Patent: June 15, 2010Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ramachandra Divakaruni
-
Patent number: 7728360Abstract: A multiple-gate transistor structure which includes a substrate, source and drain islands formed in a portion of the substrate, a fin formed of a semi-conducting material that has a top surface and two sidewall surfaces, a gate dielectric layer overlying the fin, and a gate electrode wrapping around the fin on the top surface and the two sidewall surfaces separating source and drain islands. In an alternate embodiment, a substrate that has a depression of an undercut or a notch in a top surface of the substrate is utilized.Type: GrantFiled: December 6, 2002Date of Patent: June 1, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hao-Yu Chen, Yee-Chia Yeo, Fu-Liang Yang
-
Patent number: 7723183Abstract: A capacitor is made by forming a buffer oxide layer, an etching stop layer, and a mold insulation layer over a semiconductor substrate having a storage node contact plug. The mold insulation layer and the etching stop layer are etched to form a hole in an upper portion of the storage node contact plug. A tapering layer is deposited over the mold insulation layer including the hole. The tapering layer and the buffer oxide layer are etched back so that the tapering layer is remained only at the upper end portion of the etched hole. A metal storage node layer formed on the etched hole over the remaining tapering layer. The mold insulation layer and the remaining tapering layer are removed to form a cylindrical storage node having a tapered upper end. A dielectric layer and a plate node are formed over the storage node.Type: GrantFiled: July 8, 2009Date of Patent: May 25, 2010Assignee: Hynix Semiconductor Inc.Inventors: Ho Jin Cho, Cheol Hwan Park, Jae Soo Kim, Dong Kyun Lee
-
Patent number: 7655530Abstract: An exemplary embodiment providing one or more improvements includes a capacitor with a segmented end electrode and methods for segmenting an end electrode of a capacitor for reducing or eliminating instances of thermally induced damage of the capacitor.Type: GrantFiled: October 1, 2008Date of Patent: February 2, 2010Assignee: SB Electronics, Inc.Inventor: Terry Hosking
-
Patent number: 7652308Abstract: Semiconductor devices having a gate-all-around (GAA) structure capable of higher operating performance may be provided. A semiconductor device may include a semiconductor substrate, at least one gate electrode, and at least one gate insulating layer. The semiconductor substrate may have a body, at least one supporting post protruding from the body, and at least one pair of fins separated from the body, wherein both ends of each fin of the at least one pair of fins are connected to and supported by the at least one supporting post. The at least one gate electrode may enclose a portion of at least one fin of the at least one pair of fins of the semiconductor substrate, and may be insulated from the semiconductor substrate. The at least one gate insulating layer may be interposed between the at least one gate electrode and the at least one pair of fins of the semiconductor substrate.Type: GrantFiled: January 17, 2007Date of Patent: January 26, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Yoon-Dong Park, Suk-Pil Kim
-
Patent number: 7605039Abstract: Provided are a multiple-gate MOS (metal oxide semiconductor) transistor and a method of manufacturing the same. The transistor includes a single crystalline active region having a channel region having an upper portion of a streamlined shape (?) obtained by patterning an upper portion of a bulk silicon substrate with an embossed pattern, and having a thicker and wider area than the channel region; a nitride layer formed at both side surfaces of the single crystalline active region to expose an upper portion of the single crystalline active region at a predetermined height; and a gate electrode formed to be overlaid with the exposed upper portion of the single crystalline active region of the channel region.Type: GrantFiled: June 6, 2006Date of Patent: October 20, 2009Assignee: Electronics and Telecommunications Research InstituteInventors: Young Kyun Cho, Tae Moon Roh, Jong Dae Kim
-
Patent number: 7573123Abstract: Provided are a semiconductor device, and a method of forming the same. In one embodiment, the semiconductor device includes a semiconductor layer, first and second semiconductor fins, an insulating layer, and an inter-fin connection member. The first and second semiconductor fins are placed on the semiconductor layer, and have different crystal directions. The first semiconductor fin is connected to the semiconductor layer, and has the equivalent crystal direction as that of the semiconductor layer. The insulating layer is interposed between the second semiconductor fin and the semiconductor layer, and has an opening in which the first semiconductor fin is inserted. The inter-fin connection member connects the first semiconductor fin and the second semiconductor fin together on the insulating layer.Type: GrantFiled: July 9, 2007Date of Patent: August 11, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Soo Park, Kyoo-Chul Cho, Hee-Sung Kim, Tae-Soo Kang, Sam-Jong Choi
-
Patent number: 7563657Abstract: Structure and methods of fabrication are disclosed for an enhanced FET devices in which dopant impurities are prevented from diffusing through the gate insulator. The structure comprises a Si:C, or SiGe:C, layer which is sandwiched between the gate insulator and a layer which is doped with impurities in order to provide a preselected workfunction. It is further disclosed how this, and further improvements for FET devices, such as raised source/drain and multifaceted gate on insulator, MODFET on insulator are integrated with strained Si based layer on insulator technology.Type: GrantFiled: January 9, 2008Date of Patent: July 21, 2009Assignee: International Business Machines CorporationInventor: Jack Oon Chu
-
Patent number: 7560360Abstract: Methods for enhancing trench capacitance and a trench capacitor so formed are disclosed. In one embodiment a method includes forming a first portion of a trench; depositing a dielectric layer in the first portion; performing a reactive ion etching including a first stage to etch the dielectric layer and form a micro-mask on a bottom surface of the first portion of the trench and a second stage to form a second portion of the trench having a rough sidewall; depositing a node dielectric; and filling the trench with a conductor. The rough sidewall enhances trench capacitance without increasing processing complexity or cost.Type: GrantFiled: August 30, 2006Date of Patent: July 14, 2009Assignee: International Business Machines CorporationInventors: Kangguo Cheng, David M. Dobuzinsky, Xi Li
-
Patent number: 7537985Abstract: A double-gated fin-type field effect transistor (FinFET) structure has electrically isolated gates. In a method for manufacturing the FinFET structure, a fin, having a gate dielectric on each sidewall corresponding to the central channel region, is formed over a buried oxide (BOX) layer on a substrate. Independent first and second gate conductors on either sidewall of the fin are formed and include symmetric multiple layers of conductive material. An insulator is formed above the fin by either oxidizing conductive material deposited on the fin or by removing conductive material deposited on the fin and filling in the resulting space with an insulating material. An insulating layer is deposited over the gate conductors and the insulator. A first gate contact opening is etched in the insulating layer above the first gate. A second gate contact opening is etched in the BOX layer below the second gate.Type: GrantFiled: July 31, 2007Date of Patent: May 26, 2009Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 7517753Abstract: The invention includes methods of forming pluralities of capacitors. In one implementation, a method of forming a plurality of capacitors includes anodically etching individual capacitor electrode channels within a material over individual capacitor storage node locations on a substrate. The channels are at least partially filled with electrically conductive capacitor electrode material in electrical connection with the individual capacitor storage node locations. The capacitor electrode material is incorporated into a plurality of capacitors. Other aspects and implementations are contemplated.Type: GrantFiled: May 18, 2005Date of Patent: April 14, 2009Assignee: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Patent number: 7504298Abstract: A memory cell, device, and system include a memory cell having a shared digitline, a storage capacitor, and a plurality of access transistors configured to selectively electrically couple the storage capacitor with the shared digitline. The digitline couples with adjacent memory cells and the plurality of access transistor selects which adjacent memory cell is coupled to the shared digitline. A method of forming the memory cell includes forming a buried digitline in the substrate and a vertical pillar in the substrate immediately adjacent to the buried digitline. A dual gate transistor is formed on the vertical pillar with a first end electrically coupled to the buried digitline and a second end coupled to a storage capacitor formed thereto.Type: GrantFiled: February 26, 2007Date of Patent: March 17, 2009Assignee: Micron Technology, Inc.Inventors: H. Montgomery Manning, David H. Wells
-
Patent number: 7504300Abstract: Disclosed is a method for fabricating a semiconductor memory device capable of preventing a bunker defect caused by a pinhole or a crack on a single metal layer used as a storage node. The method includes the steps of: forming a plurality of storage node plugs on a substrate; forming an insulation layer with a plurality of openings exposing surfaces of the plurality of storage node plugs on the substrate; forming a plurality of cylinder-type storage nodes inside of the plurality of opening in a structure that a different kind of conductive layer is formed between the same kinds of conductive layers; selectively removing the insulation layer; forming a dielectric layer on the plurality of cylinder type storage nodes; and forming a plate electrode on the dielectric layer.Type: GrantFiled: June 10, 2005Date of Patent: March 17, 2009Assignee: Hynix Semiconductor Inc.Inventor: Eui-Seong Hwang
-
Patent number: 7476585Abstract: A semiconductor device including storage nodes and a method of manufacturing the same: The method includes forming an insulating layer and an etch stop layer on a semiconductor substrate; forming storage node contact bodies to be electrically connected to the semiconductor substrate by penetrating the insulating layer and the etch stop layer; forming landing pads on the etch stop layer to be electrically connected to the storage node contact bodies, respectively; and forming storage nodes on the landing pads, respectively, the storage nodes of which outward sidewalls are completely exposed and which are arranged at an angle to each other.Type: GrantFiled: January 9, 2007Date of Patent: January 13, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hyun Cho, Tae-Young Chung, Cheol-Ju Yun, Jae-Goo Lee, Ju-Yong Lee
-
Publication number: 20090008743Abstract: A capacitor includes a pillar-type storage node, a supporter filling an inner empty crevice of the storage node, a dielectric layer over the storage node, and a plate node over the dielectric layer.Type: ApplicationFiled: June 29, 2008Publication date: January 8, 2009Applicant: Hynix Semiconductor Inc.Inventors: Kee-Jeung Lee, Han-Sang Song, Deok-Sin Kil, Young-Dae Kim, Jin-Hyock Kim, Kwan-Woo Do, Kyung-Woong Park
-
Patent number: 7473967Abstract: A semiconductor device according to this invention includes: a first insulating layer (11); a first body section (13) including an island-shaped semiconductor formed on the first insulating layer; a second body section (14) including an island-shaped semiconductor formed on the first insulating layer; a ridge-shaped connecting section (15) formed on the first insulating layer to interconnect the first body section and the second body section; a channel region (15a) formed by at least a part of the connecting section in lengthwise direction of the connecting section; a gate electrode (18) formed to cover a periphery of the channel region, with a second insulating layer intervening therebetween; a source region formed to extend over the first body section and a portion of the connecting section between the first body section and the channel region; and a drain region formed to extend over the second body section and a portion of the connecting section between the second body section and the channel region, wherType: GrantFiled: May 31, 2004Date of Patent: January 6, 2009Assignee: Panasonic CorporationInventors: Haruyuki Sorada, Takeshi Takagi, Akira Asai, Yoshihiko Kanzawa, Kouji Katayama, Junko Iwanaga
-
Patent number: 7459359Abstract: A method of forming a field effect transistor includes forming a vertical channel protruding from a substrate including a source/drain region junction between the vertical channel and the substrate, and forming an insulating layer extending on a side wall of the vertical channel toward the substrate to beyond the source/drain region junction. The method may also include forming a nitride layer extending on the side wall away from the substrate to beyond the insulating layer, forming a second insulating layer extending on the side wall that is separated from the channel by the nitride layer, and forming a gate electrode extending on the side wall toward the substrate to beyond the source/drain region junction.Type: GrantFiled: November 6, 2006Date of Patent: December 2, 2008Assignee: Samsung Electronic Co., Ltd.Inventors: Tai-Su Park, Eui-Joon Yoon, U-In Chung, Si-Young Choi, Jong-Ho Lee
-
Patent number: 7452766Abstract: Methods and apparatus are provided. For an embodiment, a plurality fins is formed in a substrate so that the fins protrude from a substrate. After the plurality fins is formed, the fins are isotropically etched to reduce a width of the fins and to round an upper surface of the fins. A first dielectric layer is formed overlying the isotropically etched fins. A first conductive layer is formed overlying the first dielectric layer. A second dielectric layer is formed overlying the first conductive layer. A second conductive layer is formed overlying the second dielectric layer.Type: GrantFiled: August 31, 2006Date of Patent: November 18, 2008Assignee: Micron Technology, Inc.Inventor: Seiichi Aritome
-
Patent number: 7452825Abstract: In the method of forming a mask structure, a first mask is formed on a substrate where the first mask includes a first mask pattern having a plurality of mask pattern portions having openings therebetween and a second mask pattern having a corner portion of which an inner side wall that is curved. A sacrificial layer is formed on the first mask. A hard mask layer is formed on the sacrificial layer. After the hard mask layer is partially removed until the sacrificial layer adjacent to the corner portion is exposed, a second mask is formed from the hard mask layer remaining in the space after removing the sacrificial layer. A minute pattern having a fine structure may be easily formed on the substrate.Type: GrantFiled: October 30, 2006Date of Patent: November 18, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Doo-Youl Lee, Han-Ku Cho, Suk-Joo Lee, Gi-Sung Yeo, Cha-Won Koh, Sung-Gon Jung
-
Publication number: 20080217672Abstract: An integrated circuit having a memory arrangement including capacitor elements and further capacitor elements is disclosed. One embodiment provides a substrate layer with contact pads and further contact pads; the capacitor elements being disposed in a first level on the substrate layer and connected with the contact pads; the further capacitor elements being disposed in a second level above the first level; contact elements being disposed between the capacitor elements and connected with the further contact pads; the further capacitor elements being disposed above the contact elements and being connected with the contact elements.Type: ApplicationFiled: March 9, 2007Publication date: September 11, 2008Applicant: QIMONDA AGInventors: Martin Popp, Ulrike Gruening-von Schwerin, Till Schloesser, Peter Lahnor, Rolf Weis, Odo Wunnicke
-
Patent number: 7422960Abstract: The invention includes methods for utilizing partial silicon-on-insulator (SOI) technology in combination with fin field effect transistor (finFET) technology to form transistors particularly suitable for utilization in dynamic random access memory (DRAM) arrays. The invention also includes DRAM arrays having low rates of refresh. Additionally, the invention includes semiconductor constructions containing transistors with horizontally-opposing source/drain regions and channel regions between the source/drain regions. The transistors can include gates that encircle at least three-fourths of at least portions of the channel regions, and in some aspects can include gates that encircle substantially an entirety of at least portions of the channel regions.Type: GrantFiled: May 17, 2006Date of Patent: September 9, 2008Assignee: Micron Technology, Inc.Inventor: Mark Fischer
-
Patent number: 7413970Abstract: An electronic device can include a semiconductor fin overlying an insulating layer. The electronic device can also include a semiconductor layer overlying the semiconductor fin. The semiconductor layer can have a first portion and a second portion that are spaced-apart from each other. In one aspect, the electronic device can include a conductive member that lies between and spaced-apart from the first and second portions of the semiconductor layer. The electronic device can also include a metal-semiconductor layer overlying the semiconductor layer. In another aspect, the semiconductor layer can abut the semiconductor fin and include a dopant. In a further aspect, a process of forming the electronic device can include reacting a metal-containing layer and a semiconductor layer to form a metal-semiconductor layer. In another aspect, a process can include forming a semiconductor layer, including a dopant, abutting a wall surface of a semiconductor fin.Type: GrantFiled: March 15, 2006Date of Patent: August 19, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Da Zhang, Bich-Yen Nguyen