Having Vertical Extensions (epo) Patents (Class 257/E21.018)
E Subclasses
-
Patent number: 7847405Abstract: In one aspect of the present invention, a semiconductor device may include an inter-wiring dielectric film in which a wiring trench is formed, a metal wiring layer formed in the wiring trench in the inter-wiring dielectric film, a first barrier layer formed on a side surface of the wiring trench, the first barrier layer being an oxide film made from a metal different from a main constituent metal element in the wiring layer, a second barrier layer formed on a side surface of the wiring layer, the second barrier layer having a Si atom of the metal used in the wiring layer, and a gap formed between the first barrier layer and the second barrier layer.Type: GrantFiled: May 8, 2009Date of Patent: December 7, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Tadayoshi Watanabe, Yumi Hayashi, Takamasa Usui
-
Patent number: 7825456Abstract: A nonvolatile semiconductor memory device and a method for manufacturing the same that may include forming an isolation pattern in a substrate, and then etching a portion of the isolation pattern to expose a portion of an active region of the substrate, and then forming high-density second-type ion implantation regions spaced apart at both edges of the active region by performing a tilted ion implantation process, and then forming a high-density first-type ion implantation region as a bit line in the active region, and then forming an insulating layer on the substrate including the high-density first-type ion implantation region, the high-density second-type ion implantation regions and the isolation pattern, and then forming a metal interconnection as a word line on the insulating layer pattern and extending in a direction perpendicular to bit line.Type: GrantFiled: July 2, 2008Date of Patent: November 2, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Yong-Ho Oh
-
Publication number: 20100264456Abstract: A capacitor structure in trench structures of a semiconductor device includes conductive regions made of metallic and/or semiconducting materials. The conducting regions are surrounded by a dielectric and form stacked layers in the trench structure of the semiconductor device.Type: ApplicationFiled: June 30, 2010Publication date: October 21, 2010Applicant: INFINEON TECHNOLOGIES AGInventors: Anton Mauder, Hans-Joachim Schulze, Helmut Strack
-
Patent number: 7790546Abstract: A method for forming a capacitor in a semiconductor device comprises forming an inter-layer layer on a semi-finished substrate; etching the inter-layer insulation layer to form a plurality of first contact holes; forming a first insulation layer on sidewalls of the first contact holes; forming a plurality of storage-node contact plugs filled into the first contact holes; forming a second insulation layer with a different etch rate from the first insulation layer over the storage-node contact plugs; forming a third insulation layer on the second insulation layer; sequentially etching the third insulation layer and the second insulation layer to form a plurality of second contact holes exposing the storage-node contact plugs; and forming the storage node on each of the second contact holes.Type: GrantFiled: July 7, 2008Date of Patent: September 7, 2010Assignee: Hynix Semiconductor Inc.Inventors: Jun-Hyeub Sun, Sung-Kwon Lee, Sung-Yoon Cho
-
Patent number: 7781820Abstract: The semiconductor memory device includes: an interlayer insulating film that is formed on a semiconductor substrate; an insulating film that is formed on the interlayer insulating film and has a cylinder hole; and a capacitor that has an impurity-containing silicon film, a lower metal electrode, a capacitive insulating film and an upper electrode, which are formed so as to cover a bottom and a side of the cylinder hole, wherein the cylinder hole extends through the insulating film so as to expose an end side of the contact plug, the end side facing opposite from the source electrode; and the impurity-containing silicon film has a silicide layer near an interface between the impurity-containing silicon film and the lower metal electrode, the silicide layer being produced by a reaction of impurity-containing silicon included in the impurity-containing silicon film with metal included in the lower metal electrode.Type: GrantFiled: January 22, 2008Date of Patent: August 24, 2010Assignee: Elpida Memory, Inc.Inventor: Shigeru Sugioka
-
Patent number: 7713832Abstract: A method of fabricating a semiconductor device includes forming an interlayer insulating pattern over a semiconductor substrate. The interlayer insulating pattern defines a plurality of storage node regions. A lining conductive film is formed over the interlayer insulating pattern including the storage node region. A capping insulating film is formed over the lining conductive film. The capping insulating film over the interlayer insulating film and the lining conductive film are selectively etched between two neighboring storage node regions to form a recess exposing the interlayer insulating pattern on the bottom of the recess and the lining conductive film on sidewalls of the recess. The capping insulating film and the lining conductive film is shaped to be planar so that the lining conductive layer is electrically separated from each other to form a respective lower storage electrode. A supporting pattern is formed to fill the recess.Type: GrantFiled: December 4, 2007Date of Patent: May 11, 2010Assignee: Hynix Semiconductor, Inc.Inventor: Young Deuk Kim
-
Patent number: 7695989Abstract: A vertical GaN-based LED and a method of manufacturing the same are provided. The vertical GaN-based LED can prevent the damage of an n-type GaN layer contacting an n-type electrode, thereby stably securing the contact resistance of the n-electrode. The vertical GaN-based LED includes: a support layer; a p-electrode formed on the support layer; a p-type GaN layer formed on the p-electrode; an active layer formed on the p-type GaN layer; an n-type GaN layer for an n-type electrode contact, formed on the active layer; an etch stop layer formed on the n-type GaN layer to expose a portion of the n-type GaN layer; and an n-electrode formed on the n-type GaN layer exposed by the etch stop layer.Type: GrantFiled: March 18, 2009Date of Patent: April 13, 2010Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Doo Go Baik, Bang Won Oh, Seok Beom Choi, Su Yeol Lee
-
Patent number: 7537987Abstract: In a semiconductor device manufacturing method of the invention, a metal film, for forming a gate electrode, is formed on a gate insulating film. Subsequently, when the metal film is processed, part of the metal film is removed by a wet etching process using a given chemical liquid.Type: GrantFiled: October 23, 2006Date of Patent: May 26, 2009Assignee: Renesas Technology Corp.Inventors: Masahiko Higashi, Satoshi Kume, Jiro Yugami, Shinichi Yamanari, Takahiro Maruyama, Itaru Kanno
-
Patent number: 7504298Abstract: A memory cell, device, and system include a memory cell having a shared digitline, a storage capacitor, and a plurality of access transistors configured to selectively electrically couple the storage capacitor with the shared digitline. The digitline couples with adjacent memory cells and the plurality of access transistor selects which adjacent memory cell is coupled to the shared digitline. A method of forming the memory cell includes forming a buried digitline in the substrate and a vertical pillar in the substrate immediately adjacent to the buried digitline. A dual gate transistor is formed on the vertical pillar with a first end electrically coupled to the buried digitline and a second end coupled to a storage capacitor formed thereto.Type: GrantFiled: February 26, 2007Date of Patent: March 17, 2009Assignee: Micron Technology, Inc.Inventors: H. Montgomery Manning, David H. Wells
-
Publication number: 20090017592Abstract: A siloxane polymer composition includes an organic solvent in an amount of about 93 percent by weight to about 98 percent by weight, based on a total weight of the siloxane polymer composition, and a siloxane complex in an amount of about 2 percent by weight to about 7 percent by weight, based on the total weight of the siloxane polymer composition, the siloxane complex including a siloxane polymer with an introduced carboxylic acid and being represented by Formula 1 below, wherein each of R1, R2 R3, and R4 independently represents H, OH, CH3, C2H5, C3H7, C4H9 or C5H11, R? represents CH2, C2H4, C3H6, C4H8, C5H10 or C6H12, and n represents a positive integer so the siloxane polymer of the siloxane complex has a number average molecular weight of about 4,000 to about 5,000.Type: ApplicationFiled: July 9, 2008Publication date: January 15, 2009Inventors: Kyoung-Mi Kim, Young-Ho Kim, Youn-Kyung Wang, Mi-Ra Park
-
Publication number: 20090001516Abstract: A method of fabricating a semiconductor device includes forming an interlayer insulating pattern over a semiconductor substrate. The interlayer insulating pattern defines a plurality of storage node regions. A lining conductive film is formed over the interlayer insulating pattern including the storage node region. A capping insulating film is formed over the lining conductive film. The capping insulating film over the interlayer insulating film and the lining conductive film are selectively etched between two neighboring storage node regions to form a recess exposing the interlayer insulating pattern on the bottom of the recess and the lining conductive film on sidewalls of the recess. The capping insulating film and the lining conductive film is shaped to be planar so that the lining conductive layer is electrically separated from each other to form a respective lower storage electrode. A supporting pattern is formed to fill the recess.Type: ApplicationFiled: December 4, 2007Publication date: January 1, 2009Inventor: Young Deuk Kim
-
Patent number: 7470614Abstract: Methods for fabricating contacts to semiconductor structures are provided. A method comprises forming two members extending from a semiconductor substrate and separated by a portion of the substrate. First and second semiconductor devices are formed in and on the substrate and each comprise a common impurity doped region that is disposed within the portion of the substrate. A dielectric layer is deposited overlying the members, the semiconductor devices, and the common impurity doped region to a thickness such that a depression overlying the impurity doped region is formed. A fill material is deposited to substantially fill the depression and a portion of the dielectric layer is etched. A masking layer is deposited and a portion of the masking layer is removed to expose the fill material. A via is formed by etching the fill material and dielectric layer and a conductive material is deposited therein.Type: GrantFiled: February 15, 2006Date of Patent: December 30, 2008Assignee: Spansion LLCInventor: Joseph William Wiseman
-
Patent number: 7468306Abstract: A semiconductor substrate is provided comprising a plurality of contact pads arranged on a horizontal surface of the semiconductor substrate. Pillars of a first sacrificial material are formed on the contact pads. A first dielectric layer is deposited thus covering at least said pillars. A first conductive layer is deposited between said pillars covered with the first dielectric layer. The pillars are removed thus providing trenches in the first conductive layer having walls covered with the dielectric layer. A second conductive layer is deposited on the first dielectric layer in the trench. A second dielectric layer is deposited such that at least the second conductive layer in the trench is covered by the second dielectric layer. A third conductive layer is deposited on the second dielectric layer.Type: GrantFiled: May 31, 2005Date of Patent: December 23, 2008Assignee: Qimonds AGInventors: Andreas Thies, Klaus Muemmler
-
Patent number: 7442633Abstract: Systems and methods are provided for an on-chip decoupling device and method. One aspect of the present subject matter is a capacitor. One embodiment of the capacitor includes a substrate, a high K dielectric layer doped with nano crystals disposed on the substrate, and a top plate layer disposed on the high K dielectric layer. According to one embodiment, the high K dielectric layer includes Al2O3. According to other embodiments, the nano crystals include gold nano crystals and gold nano crystals. One capacitor embodiment includes a MIS (metal-insulator-silicon) capacitor fabricated on silicon substrate, and another capacitor embodiment includes a MIM (metal-insulator-metal) capacitor fabricated between the interconnect layers above silicon substrate. The structure of the capacitor is useful for reducing a resonance impedance and a resonance frequency for an integrated circuit chip. Other aspects are provided herein.Type: GrantFiled: August 23, 2005Date of Patent: October 28, 2008Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 7410510Abstract: A process for producing an activated carbon for an electrode of an electric double-layer capacitor, includes a step of subjecting a carbonized material to an alkali activating treatment, wherein the carbonized material has an average true specific gravity of 1.450 to 1.650 and a variation of the true specific gravities of 0.025 or less.Type: GrantFiled: September 10, 2004Date of Patent: August 12, 2008Assignees: Honda Motor Co., Ltd., Kuraray Chemical Co., Ltd.Inventors: Takeshi Fujino, Shushi Nishimura
-
Patent number: 7407890Abstract: A method of processing a substrate of a device comprises the as following steps. Form a cap layer over the substrate. Form a dummy layer over the cap layer, the cap layer having a top surface. Etch the dummy layer forming patterned dummy elements of variable widths and exposing sidewalls of the dummy elements and portions of the top surface of the cap layer aside from the dummy elements. Deposit a spacer layer over the device covering the patterned dummy elements and exposed surfaces of the cap layer. Etch back the spacer layer forming sidewall spacers aside from the sidewalls of the patterned dummy elements spaced above a minimum spacing and forming super-wide spacers between sidewalls of the patterned dummy elements spaced less than the minimum spacing. Strip the patterned dummy elements. Expose portions of the substrate aside from the sidewall spacers. Pattern exposed portions of the substrate by etching into the substrate.Type: GrantFiled: April 21, 2006Date of Patent: August 5, 2008Assignee: International Business Machines CorporationInventor: Haining S. Yang
-
Patent number: 7393742Abstract: In a semiconductor device having a capacitor and a method of fabricating the same, the semiconductor device comprises a semiconductor substrate and an insulating layer on the semiconductor substrate, a contact plug electrically connected to the semiconductor substrate and formed in the contact hole, a buffer conductive layer pattern electrically connected to the contact plug and formed on the insulating layer and the contact plug, an etching stopping layer formed on the buffer conductive layer pattern, a gap between the buffer conductive layer pattern and the etching stopping layer, a capacitor lower electrode electrically connected to the buffer conductive layer pattern and formed on the buffer conductive layer pattern. The gap is filled by a portion of the capacitor lower electrode.Type: GrantFiled: February 17, 2006Date of Patent: July 1, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Won-Mo Park
-
Patent number: 7374586Abstract: A solid electrolytic capacitor, fabrication method, and coupling agent utilized in the same. The capacitor includes a valve metal layer, an oxide dielectric layer on at least a part of the surface of the valve metal layer, a coupling layer having a molecular chain with a first end bonding to the oxide dielectric layer by covalent bonding and second end with a functional group of a monomer of a conducting polymer, and a conducting polymer layer bonding to the monomer by covalent bonding.Type: GrantFiled: November 15, 2006Date of Patent: May 20, 2008Assignee: Industrial Technology Research InstituteInventors: Wen-Nan Tseng, Li-Duan Tsai, Chun-Guey Wu
-
Patent number: 7276409Abstract: A carbon containing masking layer is patterned to include a plurality of container openings therein having minimum feature dimensions of less than or equal to 0.20 micron. The container openings respectively have at least three peripheral corner areas which are each rounded. The container forming layer is plasma etched through the masking layer openings. In one implementation, such plasma etching uses conditions effective to both a) etch the masking layer to modify shape of the masking layer openings by at least reducing degree of roundness of the at least three corners in the masking layer, and b) form container openings in the container forming layer of the modified shapes. Capacitors comprising container shapes are formed using the container openings in the container forming layer. Other implementations and aspects are disclosed.Type: GrantFiled: August 22, 2005Date of Patent: October 2, 2007Assignee: Micron Technology, Inc.Inventor: Aaron R. Wilson
-
Patent number: 7273814Abstract: A method for forming a ruthenium metal layer includes providing a patterned substrate in a process chamber of a deposition system, where the patterned substrate contains one or more vias or trenches, or combinations thereof, depositing a first ruthenium metal layer on the substrate in an atomic layer deposition process, and depositing a second ruthenium metal layer on the first ruthenium metal layer in a thermal chemical vapor deposition process. The deposited ruthenium metal layer can be used as a diffusion barrier layer, a seed layer for electroplating, or both.Type: GrantFiled: March 16, 2005Date of Patent: September 25, 2007Assignee: Tokyo Electron LimitedInventor: Tsukasa Matsuda
-
Patent number: 7271083Abstract: One-transistor RAM technology compatible with a metal gate process fabricates a metal gate electrode formed of the same metal material as a top electrode of a MIM capacitor embedded isolation structure. A gate dielectric layer is formed of the same high-k dielectric material as a capacitor dielectric of the MIM capacitor embedded isolation structure.Type: GrantFiled: July 22, 2004Date of Patent: September 18, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Chi Tu, Kuo-Chyuan Tzeng, Chung-Yi Chen, C. Y. Shen, Chun-Yao Chen, Hsiang-Fan Lee
-
Patent number: 7238608Abstract: A semiconductor device comprises a first insulating film formed over a semiconductor substrate, a second insulating film formed on the first insulating film, a contact plug made of a conductive material vertically penetrating the first and second insulating films and extending on the second insulating film, and a conductor film in contact with the upper surface of the contact plug and part of the second insulating film. This construction makes it possible to form minute via-holes in a mass-production line without increasing parasitic capacity, increasing the number of manufacturing steps, and generating defects.Type: GrantFiled: July 25, 2003Date of Patent: July 3, 2007Assignee: Fujitsu LimitedInventors: Toru Anezaki, Shinichiroh Ikemasu
-
Patent number: 7199445Abstract: An integrated capacitor on a packaging substrate. The integrated capacitor comprises a conductor plane, a first dielectric layer and a signal transmission layer. The conductor plane has an extrusion layer of a first thickness. The first extrusion layer and the conductor plane are made of the same material. The first dielectric layer is formed on the conductor plane. The signal transmission layer is formed on the first dielectric layer.Type: GrantFiled: July 19, 2005Date of Patent: April 3, 2007Assignee: Advanced Semiconductor Engineering Inc.Inventor: Sung-Mao Wu