Deposition Of Diamond (epo) Patents (Class 257/E21.096)
-
Patent number: 8981345Abstract: Provided is a graphene nanoribbon sensor. The sensor includes a substrate, a graphene layer formed on the substrate in a first direction, and an upper dielectric layer on the graphene layer. Here, the graphene layer may have a plurality of electrode regions respectively separated in the first direction and a channel between the plurality of electrode regions.Type: GrantFiled: March 12, 2013Date of Patent: March 17, 2015Assignee: Electronics and Telecommunications Research InstituteInventors: Young-Jun Yu, Choon Gi Choi
-
Patent number: 8765501Abstract: Methods of epitaxy of gallium nitride, and other such related films, and light emitting diodes on patterned sapphire substrates, and other such related substrates, are described.Type: GrantFiled: February 28, 2011Date of Patent: July 1, 2014Assignee: Applied Materials, Inc.Inventors: Jie Su, Tuoh-Bin Ng, Olga Kryliouk, Sang Won Kang, Jie Cui
-
Patent number: 8436439Abstract: A semiconductor device is made by forming an interconnect structure over a substrate. A semiconductor die is mounted to the interconnect structure. The semiconductor die is electrically connected to the interconnect structure. A ground pad is formed over the interconnect structure. An encapsulant is formed over the semiconductor die and interconnect structure. A shielding cage can be formed over the semiconductor die prior to forming the encapsulant. A shielding layer is formed over the encapsulant after forming the interconnect structure to isolate the semiconductor die with respect to inter-device interference. The shielding layer conforms to a geometry of the encapsulant and electrically connects to the ground pad. The shielding layer can be electrically connected to ground through a conductive pillar. A backside interconnect structure is formed over the interconnect structure, opposite the semiconductor die.Type: GrantFiled: August 30, 2010Date of Patent: May 7, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Rui Huang, Yaojian Lin
-
Patent number: 8158455Abstract: First and second synthetic diamond regions are doped with boron. The second synthetic diamond region is doped with boron to a greater degree than the first synthetic diamond region, and in physical contact with the first synthetic diamond region. In a further example embodiment, the first and second synthetic diamond regions form a diamond semiconductor, such as a Schottky diode when attached to at least one metallic lead.Type: GrantFiled: August 24, 2009Date of Patent: April 17, 2012Assignee: Apollo Diamond, Inc.Inventor: Robert C. Linares
-
Patent number: 8039301Abstract: A gate after diamond transistor and method of making comprising the steps of depositing a first dielectric layer on a semiconductor substrate, depositing a diamond particle nucleation layer on the first dielectric layer, growing a diamond thin film layer on the first dielectric layer, defining an opening for the gate in the diamond thin film layer, patterning of the diamond thin film layer for a gate metal to first dielectric layer surface, etching the first dielectric layer, depositing and defining a gate metal, and forming a contact window opening in the diamond thin film layer and the first dielectric layer to the ohmic contact.Type: GrantFiled: December 5, 2008Date of Patent: October 18, 2011Assignee: The United States of America as represented by the Secretary of the NavyInventors: Francis Kub, Karl Hobart
-
Patent number: 7939367Abstract: The invention is a method for growing a critical adherent diamond layer on a substrate by Chemical Vapor Deposition (CVD) and the article produced by the method. The substrate can be a compound semiconductor coated with an adhesion layer. The adhesion layer is preferably a dielectric, such as silicon nitride, silicon carbide, aluminum nitride or amorphous silicon, to name some primary examples. The typical thickness of the adhesion layer is one micrometer or less. The resulting stack of layers, (e.g. substrate layer, adhesion layer and diamond layer) is structurally free of plastic deformation and the diamond layer is well adherent to the dielectric adhesion layer such that it can be processed further, such as by increasing the thickness of the diamond layer to a desired level, or by subjecting it to additional thin film fabrication process steps. In addition to preventing plastic deformation of the layer stack, the process also reduces the formation of soot during the CVD process.Type: GrantFiled: December 18, 2008Date of Patent: May 10, 2011Assignee: Crystallume CorporationInventors: Firooz Nasser-Faili, Niels Christopher Engdahl
-
Patent number: 7888171Abstract: In one aspect, a method includes fabricating a gallium nitride (GaN) layer with a first diamond layer having a first thermal conductivity and a second diamond layer having a second thermal conductivity greater than the first thermal conductivity. The fabricating includes using a microwave plasma chemical vapor deposition (CVD) process to deposit the second diamond layer onto the first diamond layer.Type: GrantFiled: December 22, 2008Date of Patent: February 15, 2011Assignee: Raytheon CompanyInventors: Ralph Korenstein, Steven D. Bernstein, Stephen J. Pereira
-
Patent number: 7884373Abstract: In one aspect, a method includes fabricating a gallium nitride (GaN) layer with a first diamond layer having a first thermal conductivity and a second diamond layer having a second thermal conductivity greater than the first thermal conductivity. The fabricating includes using a microwave plasma chemical vapor deposition (CVD) process to deposit the second diamond layer onto the first diamond layer.Type: GrantFiled: April 2, 2010Date of Patent: February 8, 2011Assignee: Raytheon CompanyInventors: Ralph Korenstein, Steven D. Bernstein, Stephen J. Pereira
-
Patent number: 7736435Abstract: A method for producing a single crystals by preferential epitaxial growth of {100} face, comprising the steps of (1) growing the crystal on a single crystal {100} substrate; (2) forming on the side of the grown crystal a surface parallel to a {100} face different from the {100}face in the growth direction, and (3) growing the crystal on the formed {100} surface; and the steps (2) and (3) being performed once or more than once. A method for producing a single-crystal diamond using a metallic holder for the single-crystal diamond having a crystal holding portion which is raised above an outer peripheral portion of the holder, is part from the outer peripheral portion of the holder, and has a recessed shape. The methods enable the production of a large single-crystal diamond in a comparatively short time at low cost.Type: GrantFiled: November 16, 2005Date of Patent: June 15, 2010Assignee: National Institute of Advanced Industrial Science and TechnologyInventors: Yoshiaki Mokuno, Akiyoshi Chayahara, Yuji Horino, Naoji Fujimori
-
Patent number: 7695564Abstract: The present invention is directed to a method for fabricating a thermal management substrate having a Silicon (Si) layer on a polycrystalline diamond film, or on a diamond-like-carbon (DLC) film. The method comprises acts of fabricating a separation by implantation of oxygen (SIMOX) wafer; depositing a polycrystalline diamond film onto the SIMOX wafer; and removing various layers of the SIMOX wafer to leave a Si overlay layer that is epitaxially fused with the polycrystalline diamond film. In the case of the DLC film, the method comprises acts of ion-implanting a Si wafer; depositing an amorphous DLC film onto the Si wafer; and removing various layers of the Si wafer to leave a Si overlay structure epitaxially fused with the DLC film.Type: GrantFiled: February 3, 2005Date of Patent: April 13, 2010Assignee: HRL Laboratories, LLCInventors: Miroslav Micovic, Peter Deelman, Yakov Royter
-
Patent number: 7288815Abstract: A semiconductor device (20, 21, 22), including: a channel region (4) of a first conductivity type formed at a surface layer portion of a semiconductor substrate (1); a source region (25) of a second conductivity type which is different from the first conductivity type, the source region (25) being formed at a rim of a trench (17) having a depth sufficient to penetrate through the channel region (4); a drain region (2) of the second conductivity type formed at a region adjacent to a bottom of the trench (17); a gate insulating film (13) formed along an inner side wall of the trench (17); a gate electrode (26, 36) arranged in the trench (17) so as to be opposed to the channel region (4) with the gate insulating film (13) interposed therebetween; a conductive layer (37, 40, 40a, 40b) formed in the trench (17) so as to be nearer to the drain region (2) than the gate electrode (26, 36); and an insulating layer (15) surrounding the conductive layer (37, 40, 40a, 40b) to electrically insulate the conductive layer (3Type: GrantFiled: December 12, 2003Date of Patent: October 30, 2007Assignee: Rohm Co., Ltd.Inventor: Masaru Takaishi