Abstract: In a method for manufacturing a semiconductor device, gate insulation films and gate electrodes are first formed on a substrate. An impurity is implanted into each gate electrode. Next, a first heat treatment is performed to the substrate for diffusing the impurity in the gate electrodes. After the heat treatment, a second heat treatment is performed for releasing stress generated in the substrate in the first heat-treatment. Thereafter, an impurity is implanted into an area to become an implanted region of the substrate, using the gate electrodes as masks, and a third heat treatment is performed for activating the impurity implanted.
Abstract: A method of manufacturing a nonvolatile semiconductor memory device includes the steps of preparing a wafer having multiple memory cells, each memory cell having a gate electrode formed on a semiconductor substrate, charge storage units formed on both sides of the gate electrode, lightly doped regions formed beneath the charge storage units, respectively, in the upper part of the semiconductor substrate, and highly doped regions formed in a pair of regions sandwiching a region underneath the gate electrode and the lightly doped regions in between; erasing data stored in the charge storage units electrically; and treating the wafer at a high temperature for a predetermined period of time.
Abstract: A method of fabricating a metal silicide layer over a substrate is provided. First, a hard mask layer is formed over a gate formed on a substrate and a portion of the substrate is exposed. Thereafter, a first metal silicide layer, which is a cobalt silicide or a titanium silicide layer, is formed on the exposed substrate. After that, the hard mask layer is removed and a second metal silicide layer is formed over the gate, wherein a material of the second metal silicide layer is selected from a group consisting of nickel silicide, platinum silicide, palladium silicide and nickel alloy. Since different metal silicide layers are formed on the substrate and the gate, the problem of having a high resistance in lines with a narrow line width and the problem of nickel silicide forming spikes and pipelines in the source region and the drain region are improved.
Abstract: A method of hydrogen sintering a substrate including a semiconductor device formed thereon comprises the steps of exciting a processing gas comprising a noble gas and a hydrogen gas to form a plasma comprising hydrogen radicals and hydrogen ions, and exposing the substrate to the plasma. A preferred method comprises forming a gate insulation film on a substrate, forming a polysilicon electrode on the gate insulation film, and exposing the polysilicon electrode to an atmosphere comprising hydrogen radicals and hydrogen ions.
Abstract: The present invention provides a method of manufacturing a silicon wafer where a defect does not exist at a wafer surface layer part on which a device is formed, without affecting productivity and production costs of the wafer. An ingot of a silicon single crystal is grown by way of Czochralski single crystal pulling method, this silicon single crystal ingot is sliced to produce a wafer, then a surface layer of the wafer is annealed for between 0.01 microseconds and 10 seconds (inclusive) by means of a laser spike annealing apparatus such that a temperature of a wafer surface layer part is between 1250° C. and 1400° C. (inclusive).
Abstract: Chemical vapor deposition methods are used to deposit amorphous silicon-containing films over various substrates. Such methods are useful in semiconductor manufacturing to provide a variety of advantages, including uniform deposition over heterogeneous surfaces, high deposition rates, and higher manufacturing productivity. Preferably, the deposited amorphous silicon-containing film is annealed to produce crystalline regions over all or part of an underlying substrate.
Abstract: A method for forming a nitrided tunnel oxide layer is described. A silicon oxide layer as a tunnel oxide layer is formed on a semiconductor substrate, and a plasma nitridation process is performed to implant nitrogen atoms into the silicon oxide layer. A thermal drive-in process is then performed to diffuse the implanted nitrogen atoms across the silicon oxide layer.
Abstract: A method of processing a type III–VI semiconductor material on a silicon substrate to improve minority carrier diffusion length and EBIC response is provided. The semiconductor material is heated to a temperature in the range of 300° C.–600° C. for a period in the range of 20 seconds to 60 minutes in an atmosphere having a composition of 0–10% of hydrogen in nitrogen.
Type:
Grant
Filed:
August 26, 2004
Date of Patent:
February 20, 2007
Assignee:
Hewlett-Packard Development Company, L.P.
Inventors:
Zhizhang Chen, Hang Liao, David M. Schut, Michael Setera
Abstract: A method of processing a thin film structure on a semiconductor substrate using an optically writable mask includes placing the substrate in a reactor chamber, the substrate having on its surface a target layer to be etched in accordance with a predetermined pattern, and depositing a carbon-containing hard mask layer on the substrate by (a) introducing a carbon-containing process gas into the chamber, (b) generating a reentrant toroidal RF plasma current in a reentrant path that includes a process zone overlying the workpiece by coupling plasma RF source power to an external portion of the reentrant path, and (c) coupling RF plasma bias power or bias voltage to the workpiece. The method further includes photolithographically defining the predetermined pattern in the carbon-containing hard mask layer, and etching the target layer in the presence of the hard mask layer.
Type:
Application
Filed:
August 8, 2005
Publication date:
February 8, 2007
Inventors:
Kartik Ramaswamy, Hiroji Hanawa, Biagio Gallo, Kenneth Collins, Kai Ma, Vijay Parihar, Dean Jennings, Abhilash Mayur, Amir Al-Bayati, Andrew Nguyen
Abstract: A first amorphous semiconductor film is formed on an insulating surface. A catalyst element for promoting crystallization is added thereto. Thereafter, by a first heat treatment in an inert gas, a first crystalline semiconductor film is formed. A barrier layer and a second semiconductor layer are formed on the first crystalline semiconductor film. The second semiconductor layer contains a rare gas element at a concentration of 1×1019 to 2×1022/cm3, preferably 1×1020 to 1×1021/cm3 and oxygen at a concentration of 5×1017 to 1×1021/cm3. Subsequently, by a second treatment in an inert gas, the catalyst element remaining in the first crystalline semiconductor film is moved to the second semiconductor film.
Type:
Application
Filed:
October 16, 2006
Publication date:
February 8, 2007
Applicant:
Semiconductor Energy Laboratory Co., Ltd.
Abstract: A first amorphous semiconductor film is formed on an insulating surface. A catalyst element for promoting crystallization is added thereto. Thereafter, by a first heat treatment in an inert gas, a first crystalline semiconductor film is formed. A barrier layer and a second semiconductor layer are formed on the first crystalline semiconductor film. The second semiconductor layer contains a rare gas element at a concentration of 1×1019 to 2×1022/cm3, preferably 1×1020 to 1×1021/cm3 and oxygen at a concentration of 5×1017 to 1×1021/cm3. Subsequently, by a second treatment in an inert gas, the catalyst element remaining in the first crystalline semiconductor film is moved to the second semiconductor film.
Type:
Grant
Filed:
March 15, 2002
Date of Patent:
October 17, 2006
Assignee:
Semiconductor Energy Laboratory Co., Ltd.