Pn Junction Isolation (epo) Patents (Class 257/E21.544)
-
Publication number: 20110180842Abstract: An integrated circuit containing an SCRMOS transistor. The SCRMOS transistor has one drain structure with a centralized drain diffused region and distributed SCR terminals, and a second drain structure with distributed drain diffused regions and SCR terminals. An MOS gate between the centralized drain diffused region and a source diffused region is shorted to the source diffused region. A process of forming the integrated circuit having the SCRMOS transistor is also disclosed.Type: ApplicationFiled: January 27, 2010Publication date: July 28, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Sameer P. PENDHARKAR
-
Patent number: 7977762Abstract: An integrated circuit (IC) is disclosed to include a central area of the IC that is partitioned into a first section containing at least one digital circuit and a second section containing at least one analog circuit; and a guard strip (or shield) that is within the central area and that is positioned within between the digital circuit and the analog circuit. The shield or guard strip comprises of n-well and p-tap regions that separate digital and analog circuits.Type: GrantFiled: December 9, 2008Date of Patent: July 12, 2011Assignee: Alvand Technologies, Inc.Inventors: Mansour Keramat, Mehrdad Heshami, Syed S. Islam
-
Publication number: 20110143517Abstract: III-nitride materials are used to form isolation structures in high voltage ICs to isolate low voltage and high voltage functions on a monolithic power IC. Critical performance parameters are improved using III-nitride materials, due to the improved breakdown performance and thermal performance available in III-nitride semiconductor materials. An isolation structure may include a dielectric layer that is epitaxially grown using a III-nitride material to provide a simplified manufacturing process. The process permits the use of planar manufacturing technology to avoid additional manufacturing costs. High voltage power ICs have improved performance in a smaller package in comparison to corresponding silicon structures.Type: ApplicationFiled: February 15, 2011Publication date: June 16, 2011Inventors: Robert Beach, Paul Bridger
-
Patent number: 7906391Abstract: A memory cell including a phase-change material may have reduced leakage current. The cell may receive signals through a buried wordline in one embodiment. The buried wordline may include a sandwich of a more lightly doped N type region over a more heavily doped N type region over a less heavily doped N type region. As a result of the configuration of the N type regions forming the buried wordline, the leakage current of the buried wordline to the substrate under reverse bias conditions may be significantly reduced.Type: GrantFiled: November 10, 2005Date of Patent: March 15, 2011Assignee: Ovonyx, Inc.Inventors: Daniel Xu, Tyler A. Lowery
-
Publication number: 20110057230Abstract: This invention generally relates to lateral insulated gate bipolar transistors (LIGBTs), for example in integrated circuits, methods of increasing switching speed of an LIGBT, a method of suppressing parasitic thyristor latch-up in a bulk silicon LIGBT, and methods of fabricating an LIGBT. In particular, a method of suppressing parasitic thyristor latch-up in a bulk silicon LIGBT comprises selecting a current gain ?v for a vertical transistor of a parasitic thyristor of the LIGBT such that in at least one predetermined mode of operation of the LIGBT ?v<1??p where ?p is a current gain of a parasitic bipolar transistor having a base-emitter junction formed by a Schottky contact between the a semiconductor surface and a metal enriched epoxy die attach.Type: ApplicationFiled: December 29, 2009Publication date: March 10, 2011Inventors: Florin Udrea, Vasantha Pathirana, Tanya Trajkovic, Nishad Udugampola
-
Publication number: 20110049677Abstract: Various aspects of the technology are directed to integrated circuit manufacturing methods and integrated circuits. In one method, a first charge type buried layer in a semiconductor material of an integrated circuit by implanting first charge type dopants of the first charge type buried layer through a sacrificial oxide over the semiconductor material and through an intermediate region of the semiconductor material transited by the implanted first charge type dopants. When the implanted dopants pass through the sacrificial oxide, damage to the semiconductor crystalline lattice is averted. If the sacrificial oxide were absent, the implanted dopants would have passed through and damaged the semiconductor crystalline lattice instead. Later, a pre-anneal oxide is grown and removed.Type: ApplicationFiled: August 28, 2009Publication date: March 3, 2011Applicant: Macronix International Co., Ltd.Inventors: Yin-Fu Huang, Ming Rong Chang, Shih-Chin Lien
-
Publication number: 20110038085Abstract: A method for protecting a semiconductor circuit from electrostatic discharge is disclosed. An electrostatic discharge is received at a node. Current created by the electrostatic discharge is directed vertically into a semiconductor body, laterally through the semiconductor and beneath a trench isolation region so that the current flows in a direction parallel to an upper surface of the semiconductor body, and to a reference supply node. The reference supply node being formed in a conductive layer disposed over the upper surface of the semiconductor body.Type: ApplicationFiled: October 26, 2010Publication date: February 17, 2011Inventors: Jens Schneider, Martin Wendel
-
Patent number: 7880262Abstract: An active barrier structure has a p-type region and an n-type region, each of which is in contact with a p-type impurity region and which are ohmic-connected to each other to attain a floating potential. A trench isolation structure is formed between an active barrier region and the other region (an output transistor formation region and a control circuit formation region). The trench isolation structure has a trench extending from the main surface of the semiconductor substrate through the n? epitaxial layer to reach the p-type impurity region. Therefore, a semiconductor device is obtained which allows the chip size to be reduced easily and is highly effective in preventing movement of electrons from the output transistor formation region to the other element formation region.Type: GrantFiled: January 27, 2009Date of Patent: February 1, 2011Assignee: Renesas Electronics CorporationInventor: Fumitoshi Yamamoto
-
Publication number: 20100321843Abstract: A semiconductor device includes an SCR ESD device region disposed within a semiconductor body, and a plurality of first device regions of the first conductivity type disposed on a second device region of the second conductivity type, where the second conductivity type is opposite the first conductivity type. Also included is a plurality of third device regions having a sub-region of the first conductivity type and a sub-region of the second conductivity type disposed on the second device region. The first regions and second regions are distributed such that the third regions are not directly adjacent to each other. A fourth device region of the first conductivity type adjacent to the second device region and a fifth device region of the second conductivity type disposed within the fourth device region are also included.Type: ApplicationFiled: August 31, 2010Publication date: December 23, 2010Inventors: Krzysztof Domanski, Cornelius Christian Russ, Kai Esmark
-
Patent number: 7855407Abstract: Embodiments relate to a Complementary Metal Oxide Semiconductor (CMOS) image sensor, and to a method for manufacturing the same, that improves the low-light level characteristics of the CMOS image sensor. The CMOS image sensor has a photosensor unit and a signal processing unit, and may include a semiconductor substrate having a device isolating implant area provided with a first ion implant area and a complementary second ion implant area within the first ion implant area; a device isolating layer in the signal processing unit; a photodiode in the photosensor unit; and transistors in the signal processing unit. A crystal defect zone neighboring the photodiode may be minimized using the device isolating implant area between adjacent photodiodes so that a source of dark current can be reduced and the occurrence of interface traps can be prevented, making it possible to improve the low-light level characteristics of the image sensor.Type: GrantFiled: December 13, 2007Date of Patent: December 21, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Hee Sung Shim
-
Patent number: 7834421Abstract: Various integrated circuit devices, in particular a diode, are formed inside an isolation structure which includes a floor isolation region and a trench extending from the surface of the substrate to the floor isolation region. The trench may be filled with a dielectric material or may have a conductive material in a central portion with a dielectric layer lining the walls of the trench. Various techniques for terminating the isolation structure by extending the floor isolation region beyond the trench, using a guard ring, and a forming a drift region are described.Type: GrantFiled: February 27, 2008Date of Patent: November 16, 2010Assignee: Advanced Analogic Technologies, Inc.Inventors: Donald R. Disney, Richard K. Williams
-
Patent number: 7791170Abstract: The present disclosure provides an image sensor semiconductor device. The semiconductor device includes a substrate having a front surface and a back surface; a plurality of sensor elements formed on the front surface of the substrate, each of the plurality of sensor elements configured to receive light directed towards the back surface; and an aluminum doped feature formed in the substrate and disposed horizontally between two adjacent elements of the plurality of sensor elements and vertically between the back surface and the plurality of sensor elements.Type: GrantFiled: July 10, 2006Date of Patent: September 7, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shang-Yi Chiang, Chung Wang, Shou-Gwo Wuu, Dun-Nian Yaung
-
Publication number: 20100201440Abstract: A doped semiconductor region having a same conductivity type as a bottom semiconductor layer is formed underneath a buried insulator layer in a bottom semiconductor layer of a semiconductor-on-insulator (SOI) substrate. At least one conductive via structure is formed, which extends from a interconnect-level metal line through a middle-of-line (MOL) dielectric layer, a shallow trench isolation structure in a top semiconductor layer, and a buried insulator layer to the doped semiconductor region. The shallow trench isolation structure laterally abuts at least one field effect transistor that functions as a radio frequency (RF) switch. During operation, the doped semiconductor region is biased at a voltage that keeps an induced charge layer within the bottom semiconductor layer in a depletion mode and avoids an accumulation mode. Elimination of electrical charges in an accumulation mode during half of each frequency cycle reduces harmonic generation and signal distortion in the RF switch.Type: ApplicationFiled: February 11, 2009Publication date: August 12, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Edward J. Nowak
-
Publication number: 20100163972Abstract: An embodiment of a semiconductor power device provided with: a structural body made of semiconductor material with a first conductivity, having an active area housing one or more elementary electronic components and an edge area delimiting externally the active area; and charge-balance structures, constituted by regions doped with a second conductivity opposite to the first conductivity, extending through the structural body both in the active area and in the edge area in order to create a substantial charge balance. The charge-balance structures are columnar walls extending in strips parallel to one another, without any mutual intersections, in the active area and in the edge area.Type: ApplicationFiled: December 17, 2009Publication date: July 1, 2010Applicant: STMICROELECTRONICS S.R.IInventors: Mario Giuseppe SAGGIO, Alfio GUARNERA
-
Publication number: 20100156526Abstract: A doped contact region having an opposite conductivity type as a bottom semiconductor layer is provided underneath a buried insulator layer in a bottom semiconductor layer. At least one conductive via structure extends from an interconnect-level metal line through a middle-of-line (MOL) dielectric layer, a shallow trench isolation structure in a top semiconductor layer, and a buried insulator layer and to the doped contact region. The doped contact region is biased at a voltage that is at or close to a peak voltage in the RF switch that removes minority charge carriers within the induced charge layer. The minority charge carriers are drained through the doped contact region and the at least one conductive via structure. Rapid discharge of mobile electrical charges in the induce charge layer reduces harmonic generation and signal distortion in the RF switch. A design structure for the semiconductor structure is also provided.Type: ApplicationFiled: December 23, 2008Publication date: June 24, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alan B. Botula, Alvin J. Joseph, Edward J. Nowak, Yun Shi, James A. Slinkman
-
Publication number: 20100155876Abstract: A Schottky diode includes a Schottky barrier and a plurality of dopant regions disposed near the Schottky barrier as floating islands to function as PN junctions for preventing a leakage current generated from a reverse voltage. At least a trench opened in a semiconductor substrate with a Schottky barrier material disposed therein constitutes the Schottky barrier. The Schottky barrier material may also be disposed on sidewalls of the trench for constituting the Schottky barrier. The trench may be filled with the Schottky barrier material composed of Ti/TiN or a tungsten metal disposed therein for constituting the Schottky barrier. The trench is opened in a N-type semiconductor substrate and the dopant regions includes P-doped regions disposed under the trench constitute the floating islands. The P-doped floating islands may be formed as vertical arrays under the bottom of the trench.Type: ApplicationFiled: February 11, 2010Publication date: June 24, 2010Inventors: Ji Pan, Anup Bhalla
-
Patent number: 7741680Abstract: The present invention relates to a semiconductor device including a substrate layer, a metal-oxide-semiconductor field-effect transistor (MOSFET), a backgate region, an isolation layer and a diode. The MOSFET includes a gate region, a source region and a drain region. The source and drain regions are embedded in the backgate region, which includes a voltage input terminal. The isolation layer is located between the backgate region and the substrate layer and has a doping type opposite that of the backgate region. The diode includes a first terminal connected to the isolation layer and a second terminal coupled to an isolation voltage source.Type: GrantFiled: August 13, 2008Date of Patent: June 22, 2010Assignee: Analog Devices, Inc.Inventors: Haiyang Zhu, David Foley
-
Patent number: 7736937Abstract: A manufacturing method of a solid-state imaging device, the device comprising: a semiconductor substrate; photodiodes each comprising a surface-side first conductivity type region formed adjacent to a surface of the semiconductor substrate and a second conductivity type region provided directly under the surface-side first conductivity type region; a second conductivity type vertical transfer region provided in the vicinity of the surface-side first conductivity type region; at least one first conductivity type inter-pixel isolation region provided under the vertical transfer region; and at least one first conductivity type overflow barrier region provided below the first conductivity type inter-pixel isolation region, the method comprising: a first step of forming the first conductivity type overflow barrier region in a semiconductor substrate; and a second step of ion-implanting first conductivity type impurity ions from a direction in which channeling tends to occur, to form at least one of the first conduType: GrantFiled: August 16, 2006Date of Patent: June 15, 2010Assignee: FUJIFILM CorporationInventors: Yuko Nomura, Shinji Uya
-
Publication number: 20100117189Abstract: A far subcollector, or a buried doped semiconductor layer located at a depth that exceeds the range of conventional ion implantation, is formed by ion implantation of dopants into a region of an initial semiconductor substrate followed by an epitaxial growth of semiconductor material. A reachthrough region to the far subcollector is formed by outdiffusing a dopant from a doped material layer deposited in the at least one deep trench that adjoins the far subcollector. The reachthrough region may be formed surrounding the at least one deep trench or only on one side of the at least one deep trench. If the inside of the at least one trench is electrically connected to the reachthrough region, a metal contact may be formed on the doped fill material within the at least one trench. If not, a metal contact is formed on a secondary reachthrough region that contacts the reachthrough region.Type: ApplicationFiled: January 21, 2010Publication date: May 13, 2010Applicant: International Business Machines CorporationInventors: Bradley A. Orner, Robert M. Rassel, David C. Sheridan, Steven H. Voldman
-
Patent number: 7709925Abstract: A semiconductor device, including: a semiconductor substrate of a first conductivity type; a semiconductor layer of a second conductivity type formed on the semiconductor substrate; a trench formed in the semiconductor region; a trench diffusion layer of the first conductivity type formed along wall surfaces of the trench; and a buried conductor buried in the trench, wherein an insulation film is further disposed between the wall surfaces of the trench and the buried conductor.Type: GrantFiled: January 12, 2007Date of Patent: May 4, 2010Assignee: Mitsubishi Electric CorporationInventors: Tetsuo Takahashi, Tomohide Terashima
-
Patent number: 7687834Abstract: This invention describes a method of building complementary logic circuits using junction field effect transistors in silicon. This invention is ideally suited for deep submicron dimensions, preferably below 65 nm. The basis of this invention is a complementary Junction Field Effect Transistor which is operated in the enhancement mode. The speed-power performance of the JFETs becomes comparable with the CMOS devices at sub-70 nanometer dimensions. However, the maximum power supply voltage for the JFETs is still limited to below the built-in potential (a diode drop). To satisfy certain applications which require interface to an external circuit driven to higher voltage levels, this invention includes the structures and methods to build CMOS devices on the same substrate as the JFET devices.Type: GrantFiled: November 3, 2008Date of Patent: March 30, 2010Assignee: SuVolta, Inc.Inventor: Ashok K. Kapoor
-
Patent number: 7682895Abstract: A method of manufacturing a semiconductor device includes: (A) a wafer process; and (B) a bias application process after the wafer process. The wafer process includes: (a) forming a n-type well in a p-type semiconductor substrate; (b) forming a p-type well in the n-type well; and (c) forming a transistor on the p-type well, the transistor having a n-type source/drain diffusion layer. In the bias application process, a forward bias is applied between the p-type well and the n-type well to move heavy metal ions.Type: GrantFiled: February 26, 2007Date of Patent: March 23, 2010Assignee: Elpida Memory, Inc.Inventor: Kiyonori Oyu
-
Patent number: 7662690Abstract: Multiple blanket implantations of one or more p type dopants into a semiconductor substrate are performed to facilitate isolation between nwell regions subsequently formed in the substrate. The blanket implantations are performed through isolation regions in the substrate so that the p type dopants are implanted to depths sufficient to separate the nwell regions. This increased concentration of p type dopants helps to mitigate leakage between the nwell regions as the nwell regions are brought closer together to increase packing densities.Type: GrantFiled: January 31, 2006Date of Patent: February 16, 2010Assignee: Texas Instruments IncorporatedInventors: Shaoping Tang, Zhiqiang Wu
-
Publication number: 20100032769Abstract: An n-type isolation structure is disclosed which includes an n-type BISO layer in combination with a shallow n-well, in an IC. The n-type BISO layer is formed by implanting n-type dopants into a p-type IC substrate in addition to a conventional n-type buried layer (NBL), prior to growth of a p-type epitaxial layer. The n-type dopants in the BISO implanted layer diffuse upward from the p-type substrate to between one-third and two-thirds of the thickness of the p-type epitaxial layer. The shallow n-type well extends from a top surface of the p-type epitaxial layer to the n-type BISO layer, forming a continuous n-type isolation structure from the top surface of the p-type epitaxial layer to the p-type substrate. The width of the n-type BISO layer may be less than the thickness of the epitaxial layer, and may be used alone or with the NBL to isolate components in the IC.Type: ApplicationFiled: August 10, 2009Publication date: February 11, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Pinghai Hao, Seetharaman Sridhard, James Robert Todd
-
Publication number: 20100032756Abstract: A buried layer architecture which includes a floating buried layer structure adjacent to a high voltage buried layer connected to a deep well of the same conductivity type for components in an IC is disclosed. The floating buried layer structure surrounds the high voltage buried layer and extends a depletion region of the buried layer to reduce a peak electric field at lateral edges of the buried layer. When the size and spacing of the floating buried layer structure are optimized, the well connected to the buried layer may be biased to 100 volts without breakdown. Adding a second floating buried layer structure surrounding the first floating buried layer structure allows operation of the buried layer up to 140 volts. The buried layer architecture with the floating buried layer structure may be incorporated into a DEPMOS transistor, an LDMOS transistor, a buried collector npn bipolar transistor and an isolated CMOS circuit.Type: ApplicationFiled: August 7, 2009Publication date: February 11, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Sameer P. PENDHARKAR, Binghua HU, Xinfen CHEN
-
Publication number: 20100003801Abstract: A semiconductor device includes a first well formed in a predetermined region of a semiconductor substrate, a second well formed in a predetermined region in the first well, and a third well formed in the first well with the third well being spaced apart from the second well at a predetermined distance. A multiple well of the semiconductor substrate, the first well, the second well, the first well, and the third well, which are sequentially disposed, is formed. Accordingly, a breakdown voltage can be increased and a leakage current can be reduced. It is therefore possible to prevent the drop of an erase voltage and to reduce the error of an erase operation.Type: ApplicationFiled: August 24, 2009Publication date: January 7, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Wan Cheul Shin
-
Patent number: 7638385Abstract: A method of forming a semiconductor device includes forming isolation trenches that are used to isolate some of the electrical elements such as transistors, diodes, capacitors, or resistors on a semiconductor die from other elements on the semiconductor die.Type: GrantFiled: May 2, 2005Date of Patent: December 29, 2009Assignee: Semiconductor Components Industries, LLCInventors: Gordon M. Grivna, Peter J. Zdebel, Diann Dow
-
Publication number: 20090298255Abstract: A semiconductor device including a SRAM section and a logic circuit section includes: a first n-type MIS transistor including a first n-type gate electrode formed with a first gate insulating film interposed on a first element formation region of a semiconductor substrate in the SRAM section; and a second n-type MIS transistor including a second n-type gate electrode formed with a second gate insulating film interposed on a second element formation region of the semiconductor substrate in the logic circuit section. A first impurity concentration of a first n-type impurity in the first n-type gate electrode is lower than a second impurity concentration of a second n-type impurity in the second n-type gate electrode.Type: ApplicationFiled: August 11, 2009Publication date: December 3, 2009Applicant: Panasonic CorporationInventors: Tokuhiko TAMAKI, Naoki Kotani, Shinji Takeoka
-
Publication number: 20090283861Abstract: A semiconductor device is presented, which includes a semiconductor substrate with a high concentration impurity of a first type conductivity and an epitaxial layer with a low concentration impurity provided on the semiconductor substrate, where a trench coupled to the semiconductor substrate is provided in the epitaxial layer with the low concentration impurity. And the semiconductor device further includes a high concentration impurity region of the first type conductivity having the same type conductivity as the type of the semiconductor substrate formed in at least the epitaxial layer with the low concentration impurity along an inner wall of the trench and coupled to the semiconductor substrate with the high concentration impurity of a first type conductivity, and contacts formed on the high concentration impurity region of the first type conductivity.Type: ApplicationFiled: May 5, 2009Publication date: November 19, 2009Applicant: NEC Electronics CorporationInventor: Kazuaki TAKAHASHI
-
Patent number: 7615845Abstract: An apparatus that reduces parasitic capacitance in a MEMS device includes a dielectric layer on the surface of a silicon-on-insulator (SOI) substrate, a conductor embedded in the substrate and disposed between the dielectric layer and a buried oxide layer, and surface conductors on the dielectric layer and coupled to ends of the embedded conductor. A boundary region surrounds the embedded conductor and separates an inner region and an outer region of substrate, providing a p-n junction between the boundary region and the outer region of SOI substrate which is reverse biased to electrically isolate the inner region from the outer region of SOI substrate. An amplifier has an input connected to one end of the embedded conductor and an output connected to the inner region of the substrate. The amplifier senses a voltage at the input and produces a voltage that approximates the voltage at the output.Type: GrantFiled: June 25, 2008Date of Patent: November 10, 2009Assignee: Infineon Technologies SensoNor ASInventor: Bjørn Blixhavn
-
Patent number: 7608913Abstract: An integrated circuit includes a p-well block region having a high resistivity due to low doping concentration formed in a region of a substrate for providing noise isolation between a first circuit block and a second circuit block. The integrated circuit further includes a guard region formed surrounding the p-well block region for providing noise isolation between the first circuit block and the second circuit block.Type: GrantFiled: February 23, 2006Date of Patent: October 27, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Radu M. Secareanu, Suman K. Banerjee, Olin L. Hartin
-
Patent number: 7595558Abstract: A semiconductor device includes a first well formed in a predetermined region of a semiconductor substrate, a second well formed in a predetermined region in the first well, and a third well formed in the first well with the third well being spaced apart from the second well at a predetermined distance. A multiple well of the semiconductor substrate, the first well, the second well, the first well, and the third well, which are sequentially disposed, is formed. Accordingly, a breakdown voltage can be increased and a leakage current can be reduced. It is therefore possible to prevent the drop of an erase voltage and to reduce the error of an erase operation.Type: GrantFiled: February 15, 2007Date of Patent: September 29, 2009Assignee: Hynix Semiconductor Inc.Inventor: Wan Cheul Shin
-
Patent number: 7589377Abstract: In accordance with an embodiment of the present invention, a gate structure for a U-shape Metal-Oxide-Semiconductor (UMOS) device includes a dielectric layer formed into a U-shape having side walls and a floor to form a trench surrounding a dielectric layer interior region, a doped poly-silicon layer deposited adjacent to the dielectric layer within the dielectric layer interior region where the doped poly-silicon layer has side walls and a floor surrounding a doped poly-silicon layer interior region, a first metal layer deposited on the doped poly-silicon layer on a side opposite from the dielectric layer where the first metal layer has side walls and a floor surrounding a first metal layer interior region, and an undoped poly-silicon layer deposited to fill the first metal layer interior region.Type: GrantFiled: October 6, 2006Date of Patent: September 15, 2009Assignee: The Boeing CompanyInventors: Mercedes P. Gomez, Emil M. Hanna, Wen-Ben Luo, Qingchun Zhang
-
Patent number: 7541247Abstract: A semiconductor structure and a method for forming the same. The method includes providing a semiconductor structure. The semiconductor structure includes a semiconductor substrate. The method further includes simultaneously forming a first doped transistor region of a first transistor and a first doped guard-ring region of a guard ring on the semiconductor substrate. The first doped transistor region and the first doped guard-ring region comprise dopants of a first doping polarity. The method further includes simultaneously forming a second doped transistor region of the first transistor and a second doped guard-ring region of the guard ring on the semiconductor substrate. The second doped transistor region and the second doped guard-ring region comprise dopants of the first doping polarity. The second doped guard-ring region is in direct physical contact with the first doped guard-ring region. The guard ring forms a closed loop around the first and second doped transistor regions.Type: GrantFiled: July 16, 2007Date of Patent: June 2, 2009Assignee: International Business Machines CorporationInventor: Steven Howard Voldman
-
Publication number: 20090096089Abstract: In a method for producing a thin film chip including an integrated circuit, a semi-conductor wafer having a first surface is provided. At least one cavity is produced under a defined section of the first surface by means of porous silicon. A circuit structure is produced in the defined section. The defined wafer section is subsequently released from the semiconductor wafer by severing local web-like connections, which hold the wafer section above the cavity and on the remaining semiconductor wafer.Type: ApplicationFiled: September 11, 2008Publication date: April 16, 2009Inventors: Joachim N. BURGHARTZ, Martin Zimmermann, Wolfgang Appel
-
Patent number: 7491588Abstract: A method is provided in which for fabricating a complementary metal oxide semiconductor (CMOS) circuit on a semiconductor-on-insulator (SOI) substrate. A plurality of field effect transistors (FETs) are formed, each having a channel region disposed in a common device layer within a single-crystal semiconductor layer of an SOI substrate. A gate of the first FET overlies an upper surface of the common device layer, and a gate of the second FET underlies a lower surface of the common device layer remote from the upper surface. The first and second FETs share a common diffusion region disposed in the common device layer and are conductively interconnected by the common diffusion region. The common diffusion region is operable as at least one of a source region or a drain region of the first FET and is simultaneously operable as at least one of a source region or a drain region of the second FET.Type: GrantFiled: November 13, 2006Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: John E. Campbell, William T. Devine, Kris V. Srikrishnan
-
Publication number: 20090026511Abstract: A barrier implanted region of a first conductivity type formed in lieu of an isolation region of a pixel sensor cell that provides physical and electrical isolation of photosensitive elements of adjacent pixel sensor cells of a CMOS imager. The barrier implanted region comprises a first region having a first width and a second region having a second width greater than the first width, the second region being located below the first region. The first region is laterally spaced from doped regions of a second conductivity type of adjacent photodiodes of pixel sensor cells of a CMOS imager.Type: ApplicationFiled: August 22, 2008Publication date: January 29, 2009Inventors: Frederick Brady, Inna Patrick
-
Patent number: 7465986Abstract: A power semiconductor device includes a plurality of trenches formed within a semiconductor body, each trench including one or more electrodes formed therein. In particular, according to embodiments of the invention, the plurality of trenches of a semiconductor device may include one or more gate electrodes, may include one or more gate electrodes or one or more source electrodes, or may include a combination of both gate and source electrodes formed therein. The trenches and electrodes may have varying depths within the semiconductor body.Type: GrantFiled: August 25, 2005Date of Patent: December 16, 2008Assignee: International Rectifier CorporationInventors: Dev Alok Girdhar, Ling Ma, Steven T. Peake, David Paul Jones
-
Patent number: 7465598Abstract: A solid-state imaging device includes a plurality of pixels two-dimensionally arrayed in a well region disposed on a semiconductor substrate, each pixel including a photoelectric conversion section having a charge accumulation region which accumulates signal charge; an element isolation layer which is disposed on the surface of the well region along the peripheries of the individual charge accumulation regions and which electrically isolates the individual pixels from each other; and a diffusion layer which is disposed beneath the element isolation layer and which electrically isolates the individual pixels from each other, the diffusion layer having a smaller width than that of the element isolation layer. Each charge accumulation region is disposed so as to extend below the element isolation layer and be in contact with or in close proximity to the diffusion layer.Type: GrantFiled: August 10, 2007Date of Patent: December 16, 2008Assignee: Sony CorporationInventors: Keiji Tatani, Hideshi Abe, Masanori Ohashi, Atsushi Masagaki, Atsuhiko Yamamoto, Masakazu Furukawa
-
Publication number: 20080303114Abstract: A semiconductor device is provided, which includes a substrate; a P-N column layer disposed on the substrate; a second conductivity type epitaxial layer disposed on the P-N column layer. The P-N column layer includes first conductivity type columns and second conductivity type columns, which are alternately arranged. Each column has a tapered shape. A portion of the first conductivity type column located around the substrate has a smaller impurity concentration than another portion of the first conductivity type column located around the second conductivity type epitaxial layer. A portion of the second conductivity type column located around the substrate has a larger impurity concentration than another portion of the first conductivity type column located around the second conductivity type epitaxial layer.Type: ApplicationFiled: June 5, 2008Publication date: December 11, 2008Applicants: DENSO CORPORATION, SUMCO CORPORATIONInventors: Takumi Shibata, Shouichi Yamauchi, Syouji Nogami, Tomonori Yamaoka
-
Publication number: 20080273363Abstract: Some embodiments include vertical stacks of memory units, with individual memory units each having a memory element, a wordline, a bitline and at least one diode. The memory units may correspond to cross-point memory, and the diodes may correspond to band-gap engineered diodes containing two or more dielectric layers sandwiched between metal layers. Tunneling properties of the dielectric materials and carrier injection properties of the metals may be tailored to engineer desired properties into the diodes. The diodes may be placed between the bitlines and the memory elements, or may be placed between the wordlines and memory elements. Some embodiments include methods of forming cross-point memory arrays. The memory arrays may contain vertical stacks of memory unit cells, with individual unit cells containing cross-point memory and at least one diode.Type: ApplicationFiled: May 1, 2007Publication date: November 6, 2008Inventor: Chandra Mouli
-
Publication number: 20080246116Abstract: A crossbar structure includes a first layer or layers including first p-type regions and first n-type regions, a second layer or layers including second p-type regions and second n-type regions, and a resistance programmable material formed between the first layer(s) and the second layer(s), wherein the first layer(s) and the second layer(s) include first and second intersecting wiring portions forming a crossbar array.Type: ApplicationFiled: June 13, 2008Publication date: October 9, 2008Inventor: Blaise Laurent Mouttet
-
Publication number: 20080100984Abstract: A method for manufacturing a semiconductor wafer electrostatic clamp, comprising providing a mounting plate, forming an insulative layer on an insulating portion of the mounting plate, forming a first electrode on a first portion of the mounting plate, forming a second electrode on a second portion of the mounting plate, forming a first segment having a first conductivity over the first electrode, forming a first region having a second conductivity over the first segment that creates an n-p type composite, forming a second segment having a third conductivity formed over the over the second electrode, forming a second region having a fourth conductivity formed over the second region that creates an p-n type composite.Type: ApplicationFiled: October 25, 2007Publication date: May 1, 2008Inventors: Marvin Raymond LaFontaine, Michael Pharand, Leonard Michael Rubin, Klaus Becker
-
Publication number: 20080093701Abstract: A semiconductor device includes a device isolation layer on a semiconductor substrate defining an active region in the semiconductor substrate, a low voltage well of a first conductivity type in the active region of the semiconductor substrate, a high voltage impurity region of a second conductivity type in the active region of the semiconductor substrate, the high voltage impurity region positioned in an upper portion of the low voltage well, a high concentration impurity region of the second conductivity type within the high voltage impurity region and spaced apart from the device isolation layer, and a floating impurity region of the first conductivity type between the device isolation layer and the high concentration impurity region, the floating impurity region being a portion of an upper surface of the active region.Type: ApplicationFiled: October 19, 2007Publication date: April 24, 2008Inventors: Tea-Kwang Yu, Kong-Sam Jang, Kwang-Tae Kim, Ji-Hoon Park, Eun-Mi Hong
-
Patent number: 7361540Abstract: Certain aspects of a method for reducing noise disturbing at least one signal in an electronic device may comprise shielding a first layer doped with a first dopant from a signaling layer employing a second layer doped with a second dopant. A first signaling component of the signaling layer may be coupled to the second layer and a second signaling component of the signaling layer may be coupled to the second layer. The second layer may be coupled to the first layer, and this reduces the signal disturbing noise in the electronic device. Shielding the first layer from the signaling layer may comprise disposing the second layer between the first layer and the signaling layer. Shielding the first layer from the signaling layer may comprise disposing a deep N-well between the first layer and the signaling layer.Type: GrantFiled: January 7, 2005Date of Patent: April 22, 2008Assignee: Broadcom CorporationInventor: Ichiro Fujimori
-
Publication number: 20080048287Abstract: A variety of isolation structures for semiconductor substrates include a trench formed in the substrate that is filled with a dielectric material or filled with a conductive material and lined with a dielectric layer along the walls of the trench. The trench may be used in combination with doped sidewall isolation regions. Both the trench and the sidewall isolation regions may be annular and enclose an isolated pocket of the substrate. The isolation structures are formed by modular implant and etch processes that do not include significant thermal processing or diffusion of dopants so that the resulting structures are compact and may be tightly packed in the surface of the substrate.Type: ApplicationFiled: August 8, 2007Publication date: February 28, 2008Applicants: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong kong) LimitedInventors: Richard Williams, Donald Disney, Wai Chan
-
Publication number: 20080042232Abstract: A variety of isolation structures for semiconductor substrates include a trench formed in the substrate that is filled with a dielectric material or filled with a conductive material and lined with a dielectric layer along the walls of the trench. The trench may be used in combination with doped sidewall isolation regions. Both the trench and the sidewall isolation regions may be annular and enclose an isolated pocket of the substrate. The isolation structures are formed by modular implant and etch processes that do not include significant thermal processing or diffusion of dopants so that the resulting structures are compact and may be tightly packed in the surface of the substrate.Type: ApplicationFiled: August 8, 2007Publication date: February 21, 2008Applicants: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard Williams, Donald Disney, Wai Chan, Jun-Wei Chen, HyungSik Ryu
-
Publication number: 20070298574Abstract: A method of manufacturing an integrated circuit comprising forming gate structures for first, second and third semiconductor device types located on a semiconductor substrate. A dopant block is formed over the second semiconductor device type and first dopants are implanted into unblocked regions of the semiconductor substrate corresponding to the first and third semiconductor device types. The dopant block is removed and a second dopant block is formed over the first semiconductor device type. Second dopants are implanted into unblocked regions of the semiconductor substrate corresponding to the second and third semiconductor device types.Type: ApplicationFiled: June 26, 2006Publication date: December 27, 2007Applicant: Texas Instruments IncorporatedInventors: Shashank S. Ekbote, Frank Scot Johnson, Srinivasan Chakravarthi
-
Patent number: 7297607Abstract: A method of performing a seasoning process for a semiconductor device processing apparatus is provided by the present invention. The method includes: forming a material layer on a test wafer; coating a photoresist on the material layer; patterning the photoresist so as to expose a central region of the wafer and cover an edge region thereof; and etching the material layer exposed by the photoresist pattern.Type: GrantFiled: December 15, 2005Date of Patent: November 20, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Bo-Yeoun Jo
-
Publication number: 20070218635Abstract: A fully depleted castellated-gate MOSFET device is disclosed along with a method of making the same. The device has robust I/O applications, and includes a semiconductor substrate body having an upper portion with an upper end surface and a lower portion with a lower end surface. A source region, a drain region, and a channel-forming region between the source and drain regions are all formed in the semiconductor substrate body. trench isolation insulator islands surround the source and drain regions as well as the channel-forming region. The channel-forming region is made up of a plurality of thin, spaced, vertically-orientated conductive channel elements that span longitudinally along the device between the source and drain regions. A gate structure is also provided in the form of a plurality of spaced, castellated gate elements interposed between the channel elements.Type: ApplicationFiled: March 23, 2007Publication date: September 20, 2007Inventor: John Seliskar