Polycrystalline Semiconductor Regions (epo) Patents (Class 257/E21.572)
-
Patent number: 10468501Abstract: A method includes depositing a silicon layer on a plurality of strips. The silicon layer is etched back to remove top portions of the silicon layer, and to expose some portions of the plurality of strips. Some bottom portions of the silicon layer at bottoms of trenches between the plurality of strips remain after the etching back. A germanium layer is selectively grown from remaining portions of the silicon layer, and exposed portions of the plurality of strips remain exposed after the germanium layer is selectively grown.Type: GrantFiled: November 1, 2017Date of Patent: November 5, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: De-Wei Yu, Chien-Hao Chen, Ziwei Fang, Yee-Chia Yeo
-
Patent number: 10446656Abstract: Semiconductor devices including non-volatile memory transistors and methods of fabricating the same to improve performance thereof are provided. In one embodiment, the memory transistor comprises an oxide-nitride-oxide (ONO) stack on a surface of a semiconductor substrate, and a high work function gate electrode formed over a surface of the ONO stack. Preferably, the gate electrode comprises a doped polysilicon layer, and the ONO stack comprises multi-layer charge storing layer including at least a substantially trap free bottom oxynitride layer and a charge trapping top oxynitride layer. More preferably, the device also includes a metal oxide semiconductor (MOS) logic transistor formed on the same substrate, the logic transistor including a gate oxide and a high work function gate electrode. In certain embodiments, the dopant is a P+ dopant and the memory transistor comprises N-type (NMOS) silicon-oxide-nitride-oxide-silicon (SONOS) transistor while the logic transistor a P-type (PMOS) transistor.Type: GrantFiled: December 12, 2016Date of Patent: October 15, 2019Assignee: LONGITUDE FLASH MEMORY SOLUTIONS LTD.Inventors: Igor Polishchuk, Sagy Charel Levy, Krishnaswamy Ramkumar
-
Patent number: 10411103Abstract: Semiconductor devices including non-volatile memory transistors and methods of fabricating the same to improve performance thereof are provided. In one embodiment, the memory transistor comprises an oxide-nitride-oxide (ONO) stack on a surface of a semiconductor substrate, and a high work function gate electrode formed over a surface of the ONO stack. Preferably, the gate electrode comprises a doped polysilicon layer, and the ONO stack comprises multi-layer charge storing layer including at least a substantially trap free bottom oxynitride layer and a charge trapping top oxynitride layer. More preferably, the device also includes a metal oxide semiconductor (MOS) logic transistor formed on the same substrate, the logic transistor including a gate oxide and a high work function gate electrode. In certain embodiments, the dopant is a P+ dopant and the memory transistor comprises N-type (NMOS) silicon-oxide-nitride-oxide-silicon (SONOS) transistor while the logic transistor a P-type (PMOS) transistor.Type: GrantFiled: December 12, 2016Date of Patent: September 10, 2019Assignee: LONGITUDE FLASH MEMORY SOLUTIONS LTD.Inventors: Igor Polishchuk, Sagy Charel Levy, Krishnaswamy Ramkumar
-
Patent number: 10090329Abstract: A semiconductor device includes a semiconductor substrate having an active layer in which an element region and a contact region are formed, a support substrate supporting the active layer, and a buried insulation layer interposed between the active layer and the support substrate. A transistor element is formed in the element region, the transistor element having a transistor buried impurity layer formed within the active layer. The semiconductor device further includes a substrate contact having a contact buried impurity layer formed within the contact region and a through contact extending from the surface of the active layer to the support substrate through the contact buried impurity and the buried insulation layer, the contact buried impurity layer being in the same layer as the transistor buried impurity layer.Type: GrantFiled: March 2, 2017Date of Patent: October 2, 2018Assignee: ROHM CO., LTD.Inventor: Hiroshi Kumano
-
Patent number: 9691658Abstract: A method of forming an electrical contact in an integrated circuit, and an integrated circuit are disclosed. In an embodiment, the integrated circuit comprises a substrate, an insulating layer, and a metal layer. An opening is formed through the insulating layer to expose an active area of the substrate. The metal layer forms a cusp at a top end of the opening, narrowing this end of the opening. In embodiments, the method comprises depositing a conductive layer in the opening to form a liner, applying a filler material inside the opening to protect a portion of the liner, removing the cusp to widen the top of the opening while the filler material protects the portion of the liner covered by this material, removing the filler material from the opening, re-lining the opening, and filling the opening with a conductive material to form a contact through the insulating layer.Type: GrantFiled: May 19, 2016Date of Patent: June 27, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Emre Alptekin, Raghu Mangu, Cung D. Tran, Domingo A. Ferrer
-
Patent number: 8999105Abstract: An etch mask is formed on a substrate. The substrate is positioned in an enclosure configured to shield an interior of the enclosure from electromagnetic fields exterior to the enclosure; and the substrate is etched in the enclosure, including removing a portion of the substrate to form a structure having at least a portion that is isolated and/or suspended over the substrate.Type: GrantFiled: January 4, 2013Date of Patent: April 7, 2015Assignee: President and Fellows of Harvard CollegeInventors: Marko Loncar, Mikhail D. Lukin, Michael J. Burek, Nathalie de Leon, Brendan Shields
-
Patent number: 8673737Abstract: An array or moat isolation structure for eDRAM and methods of manufacture is provided. The method includes forming a deep trench for a memory array and an isolation region. The method includes forming a node dielectric on exposed surfaces of the deep trench for the memory array and the isolation region. The method includes filling remaining portions of the deep trench for the memory array with a metal, and lining the deep trench of the isolation region with the metal. The method includes filling remaining portions of the deep trench for the isolation region with a material, on the metal within the deep trench for the memory array. The method includes recessing the metal within the deep trench for the memory array and the isolation region. The metal in the deep trench of the memory array is recessed to a greater depth than the metal in the isolation region.Type: GrantFiled: October 17, 2011Date of Patent: March 18, 2014Assignee: International Business Machines CorporationInventors: Naoyoshi Kusaba, Oh-jung Kwon, Zhengwen Li, Hongwen Yan
-
Patent number: 8623731Abstract: Electrostatic discharge devices and methods of forming thereof are disclosed. In one embodiment, a semiconductor device includes an electrostatic discharge (ESD) device region disposed within a semiconductor body. A first ESD device is disposed in a first region of the ESD device region, and a second ESD device disposed in a second region of the ESD device region. The second region is separated from the first region by a first trench.Type: GrantFiled: December 31, 2012Date of Patent: January 7, 2014Assignee: Infineon Technologies AGInventor: Kai Esmark
-
Patent number: 8552524Abstract: The invention relates to a semiconductor component with trench isolation and to an associated fabrication method, a trench isolation having a deep isolation trench with a covering insulation layer, a side wall insulation layer and an electrically conductive filling layer, which is electrically connected to a predetermined doping region of the semiconductor substrate in a bottom region of the trench. The use of a trench contact, which has a deep contact trench with a side wall insulation layer and an electrically conductive filling layer, which is likewise electrically connected to the predetermined doping region of the semiconductor substrate in a bottom region of the contact trench, makes it possible to improve the electrical shielding properties with a reduced area requirement.Type: GrantFiled: July 19, 2003Date of Patent: October 8, 2013Assignee: Infineon Technologies AGInventors: Franz Schuler, Georg Tempel
-
Patent number: 8350355Abstract: Electrostatic discharge devices and methods of forming thereof are disclosed. In one embodiment, a semiconductor device includes an electrostatic discharge (ESD) device region disposed within a semiconductor body. A first ESD device is disposed in a first region of the ESD device region, and a second ESD device disposed in a second region of the ESD device region. The second region is separated from the first region by a first trench.Type: GrantFiled: March 1, 2010Date of Patent: January 8, 2013Assignee: Infineon Technologies AGInventor: Kai Esmark
-
Patent number: 8334190Abstract: A one-step CMP process for polishing three or more layer film stacks on a wafer having a multilayer film stack thereon including a silicon nitride (SiNx) layer on its semiconductor surface, and a silicon oxide layer on the SiNx layer, wherein trench access vias extend through the silicon oxide layer and SiNx layer to trenches formed into the semiconductor surface, and wherein a polysilicon layer fills the trench access vias, fills the trenches, and is on the silicon oxide layer. CMP polishes the multilayer film stack with a slurry including slurry particles including at least one of silica and ceria. The CMP provides a removal rate (RR) for the polysilicon layer > a RR for the silicon oxide layer > a RR for the SiNx layer. The CMP process is continued to remove the polysilicon layer, silicon oxide layer and a portion of the SiNx layer to stop on the SiNx layer. Optical endpointing during CMP can provide a predetermined remaining thickness range for the SiNx layer.Type: GrantFiled: May 7, 2010Date of Patent: December 18, 2012Assignee: Texas Instruments IncorporatedInventors: Eugene C. Davis, Binghua Hu, Sopa Chevacharoenkul, Prakash D. Dev
-
Patent number: 8263474Abstract: A method is provided for reduced defect such as void free or reduced void Si or SiGe deposition in a micro-feature on a patterned substrate. The micro-feature includes a sidewall and the patterned substrate contains an isolation layer on the field area and on the sidewall and bottom of the micro-feature. The method includes forming a Si or SiGe seed layer at the bottom of the micro-feature, and at least partially filling the micro-feature from the bottom up by selectively growing Si or SiGe onto the Si or SiGe seed layer. According to one embodiment, the Si or SiGe seed layer is formed by depositing a conformal Si or SiGe layer onto the patterned substrate, removing the Si or SiGe layer from the field area, heat treating the Si or SiGe layer in the presence of H2 gas to transfer at least a portion of the Si or SiGe layer from the sidewall to the bottom of the micro-feature, and etching Si or SiGe residue from the field area and the sidewall.Type: GrantFiled: January 11, 2007Date of Patent: September 11, 2012Assignee: Tokyo Electron LimitedInventors: Anthony Dip, John Gumpher, Allen John Leith, Seungho Oh
-
Publication number: 20120108033Abstract: Techniques for forming devices, such as transistors, having vertical junction edges. More specifically, shallow trenches are formed in a substrate and filled with an oxide. Cavities may be formed in the oxide and filled with a conductive material, such a doped polysilicon. Vertical junctions are formed between the polysilicon and the exposed substrate at the trench edges such that during a thermal cycle, the doped polysilicon will out-diffuse doping elements into the adjacent single crystal silicon advantageously forming a diode extension having desirable properties.Type: ApplicationFiled: December 23, 2011Publication date: May 3, 2012Applicant: Micron Technology, Inc.Inventors: Fernando Gonzalez, Chandra Mouli
-
Patent number: 8080450Abstract: On a translucent substrate, an insulating film having a refractive index n and an amorphous silicon film are deposited successively. By irradiating the amorphous silicon film with a laser beam having a beam shape of a band shape extending along a length direction with a wavelength ?, a plurality of times from a side of amorphous silicon film facing the insulating film, while an irradiation position of the laser beam is shifted each of the plurality of times in a width direction of the band shape by a distance smaller than a width dimension of the band shape, a polycrystalline silicon film is formed from the amorphous silicon film. Forming the polycrystalline silicon film forms crystal grain boundaries which extend in the width direction and are disposed at a mean spacing measured along the length direction and ranging from (?/n)×0.95 to (?/n)×1.Type: GrantFiled: December 5, 2007Date of Patent: December 20, 2011Assignee: Mitsubishi Electric CorporationInventors: Kazuyuki Sugahara, Naoki Nakagawa, Shinsuke Yura, Toru Takeguchi, Tomoyuki Irizumi, Kazushi Yamayoshi, Atsuhiro Sono
-
Publication number: 20110210418Abstract: Electrostatic discharge devices and methods of forming thereof are disclosed. In one embodiment, a semiconductor device includes an electrostatic discharge (ESD) device region disposed within a semiconductor body. A first ESD device is disposed in a first region of the ESD device region, and a second ESD device disposed in a second region of the ESD device region. The second region is separated from the first region by a first trench.Type: ApplicationFiled: March 1, 2010Publication date: September 1, 2011Inventor: Kai Esmark
-
Publication number: 20110117724Abstract: A method and system is disclosed for forming an improved isolation structure for strained channel transistors. In one example, an isolation structure is formed comprising a trench filled with a nitrogen-containing liner and a gap filler. The nitrogen-containing liner enables the isolation structure to reduce compressive strain contribution to the channel region.Type: ApplicationFiled: January 25, 2011Publication date: May 19, 2011Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Hsin KO, Yee-Chia YEO, Wen-Chin LEE, Chung-Hu GE
-
Patent number: 7833876Abstract: In a manufacturing of a semiconductor device, at least one of elements is formed in each of element formation regions of a substrate having a main side and a rear side, and the substrate is thinned by polished from a rear side of the substrate, and then, multiple trenches are formed on the rear side of the substrate, so that each trench reaches the main side of the substrate. After that, an insulating material is deposited over an inner surface of each trench to form an insulating layer in the trench, so that the element formation regions are isolated. Thereby, generation of cracks and structural steps in the substrate and separation of element formation regions from the substrate can be suppressed.Type: GrantFiled: August 26, 2008Date of Patent: November 16, 2010Assignee: DENSO CORPORATIONInventors: Nozomu Akagi, Yasuhiro Kitamura, Tetsuo Fujii
-
Patent number: 7786587Abstract: A semiconductor device 100 includes a semiconductor substrate 14, a connection electrode 12 disposed on an upper surface of the semiconductor substrate 14 and connected to an integrated circuit thereon, a through electrode 20 which penetrates the semiconductor substrate 14 and the connection electrode 20, and an insulation portion 30 interposed between the semiconductor substrate 14 and the through electrode 20. The through electrode 20 is integrally formed to protrude outward from upper surfaces of the semiconductor substrate 14 and the connection electrode 12, and connected to the connection electrode 12 in a region where the through electrode 20 penetrates the connection electrode 12.Type: GrantFiled: July 1, 2008Date of Patent: August 31, 2010Assignee: Spansion LLCInventors: Masataka Hoshino, Ryoto Fukuyama, Koji Taya
-
Patent number: 7786547Abstract: A semiconductor device can be formed without use of an STI process. An insulating layer is formed over a semiconductor body. Portions of the insulating layer are removed to expose the semiconductor body, e.g., to expose bare silicon. A semiconductor material, e.g., silicon, is grown over the exposed semiconductor body. A device, such as a transistor, can then be formed in the grown semiconductor material.Type: GrantFiled: January 25, 2007Date of Patent: August 31, 2010Assignee: Infineon Technologies AGInventors: Jiang Yan, Danny Pak-Chum Shum
-
Patent number: 7723204Abstract: A microelectronic assembly and a method for constructing a microelectronic assembly are provided. The microelectronic assembly may include a semiconductor substrate with an isolation trench (62) formed therein. The isolation trench (62) may have first and second opposing inner walls (74, 76) and a floor (78). First and second conductive plates (106) may be formed over the first and second opposing inner walls (74, 76) of the isolation trench (62) respectively such that there is a gap (90) between the first and second conductive plates (106). First and second semiconductor devices (114) may be formed in the semiconductor substrate on opposing sides of the isolation trench (62). The method may include forming a trench (62) in a semiconductor substrate, forming first and second conductive plates (106) within the trench, and forming first and second semiconductor devices (114) in the semiconductor substrate on opposing sides of the trench (62).Type: GrantFiled: March 27, 2006Date of Patent: May 25, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Vishnu K. Khemka, Amitava Bose, Todd C. Roggenbauer, Ronghua Zhu
-
Patent number: 7642605Abstract: A semiconductor device includes a glass substrate having a main surface, a polysilicon film formed on the main surface, having a channel region formed and having a source region and a drain region formed on opposing sides of the channel region, a gate insulating film provided so as to be in contact with the polysilicon film and containing oxygen, and a gate electrode provided in a position facing the channel region with the gate insulating film being interposed. The polysilicon film has a thickness larger than 50 nm and not larger than 150 nm. The polysilicon film contains hydrogen in a proportion not smaller than 0.5 atomic percent and not larger than 10 atomic percent. With such a structure, a semiconductor device attaining a large drain current and having a desired electric characteristic is provided.Type: GrantFiled: February 10, 2005Date of Patent: January 5, 2010Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toru Takeguchi, Kazuyuki Sugahara
-
Patent number: 7601607Abstract: An embodiment of the invention shows a process to form a damascene opening preferably without hardmask overhang or dielectric layer undercut/void. The low-k dielectric material can be sandwiched in two hardmask films to form the dielectric film through which an interconnect opening is etched. A first example embodiment comprises the following. We form a lower interconnect and an insulating layer over a semiconductor structure. We form a first hardmask a dielectric layer, and a second hardmask layer, over the lower interconnect and insulating layer. We etch a first interconnect opening in the first hardmask, the dielectric layer and the second hardmask layer. Lastly, we form an interconnect in the first interconnect opening.Type: GrantFiled: May 15, 2006Date of Patent: October 13, 2009Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventors: Wuping Liu, Raymond Joy, Beichao Zhang, Liang Choo Hsia, Boon Meng Seah, Shyam Pal
-
Publication number: 20090152587Abstract: An embodiment of an integrated circuit includes a semiconductor layer, a well, first and second source/drain regions, and a guard region. The semiconductor layer has a first conductivity, and the well is disposed in the layer and has a second conductivity. The first source/drain region is formed in the well and has the first conductivity, and the second source/drain region is formed in the layer outside of the well and has the second conductivity. The guard region is disposed in the layer between the well and the second source/drain region and has the second conductivity. The guard region may prevent latch up by inhibiting the triggering of a silicon-controlled rectifier (SCR) having one of the first and second source/drain regions as an anode and the other of the first and second source/drain regions as a cathode.Type: ApplicationFiled: December 15, 2008Publication date: June 18, 2009Applicant: STMICROELECTRONICS S.R.L.Inventors: Lorenzo CERATI, Luca CECCHETTO, Mariano DISSEGNA
-
Patent number: 7541295Abstract: A method of manufacturing a semiconductor device according to one aspect of the present invention comprises: forming a gate insulation film on a semiconductor substrate in which element separation regions are formed; depositing a gate lower layer material on the semiconductor substrate via the gate insulation film; depositing a gate upper layer material, which is composed of a material different from the gate lower layer material, on the gate lower layer material; forming a gate comprising a gate upper layer and a gate lower layer by selectively processing the gate upper layer material and the gate lower layer material; increasing the size of the gate upper layer in a horizontal direction with respect to the semiconductor substrate by carrying out a chemical reaction processing treatment to which the gate upper layer has a higher reaction speed than the gate lower layer; forming an impurity implantation region by implanting ions into the semiconductor substrate using the gate upper layer as a mask; and forminType: GrantFiled: October 30, 2006Date of Patent: June 2, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Akiko Nomachi, Hideaki Harakawa
-
Patent number: 7521341Abstract: A method for forming a polysilicon film in a plasma-assisted chemical vapor deposition (CVD) system including a chamber in which a first electrode and a second electrode spaced apart from the first electrode are provided comprises providing a substrate on the second electrode, the substrate including a surface exposed to the first electrode, applying a first power to the first electrode for generating a plasma in the chamber, applying a second power to the second electrode during a nucleation stage of the polysilicon film for ion bombarding the surface of the substrate, and flowing an erosive gas into the chamber.Type: GrantFiled: November 9, 2005Date of Patent: April 21, 2009Assignee: Industrial Technology Research InstituteInventors: Liang-Tang Wang, Chi-Lin Chen, I-Hsuan Peng, Jung-Fang Chang, Chin-Jen Huang
-
Patent number: 7439116Abstract: Apparatus and method for forming a polycrystalline silicon thin film by converting an amorphous silicon thin film into the polycrystalline silicon thin film using a metal are provided. The method includes: a metal nucleus adsorbing step of introducing a vapor phase metal compound into a process space where the glass substrate having the amorphous silicon formed thereon is disposed, to adsorb a metal nucleus contained in the metal compound into the amorphous silicon layer; a metal nucleus distribution region-forming step of forming a community region including a plurality of silicon particles every metal nucleus in a plane boundary region occupied by the metal compound by a self-limited mechanism due to the adsorption of the metal nucleus; and an excess gas removing step of purging and removing an excess gas which is not adsorbed in the metal nucleus distribution region-forming step.Type: GrantFiled: August 31, 2006Date of Patent: October 21, 2008Inventors: Taek Yong Jang, Byoung Il Lee, Young Ho Lee
-
Patent number: 7435667Abstract: A heat sink layer is formed on portions of a substrate, and then an amorphous silicon layer is formed thereon. The heat coefficient of the sink layer is greater than that of the substrate. When an excimer laser heats the amorphous silicon layer to crystallize the amorphous silicon, nucleation sites are formed in the amorphous silicon layer on the heat sink layer. Next, laterally expanding crystallization occurs in the amorphous silicon layer on the substrate to form polysilicon having a crystal size of a micrometer.Type: GrantFiled: February 5, 2004Date of Patent: October 14, 2008Assignee: Industrial Technology Research InstituteInventors: Jia-Xing Lin, Chi-Lin Chen, Yu-Cheng Chen, Yih-Rong Luo
-
Patent number: 7436075Abstract: The ion beam irradiation apparatus has a vacuum chamber 10, an ion source 2, a substrate driving mechanism 30, rotation shafts 14, arms 12, and a motor. The ion source 2 is disposed inside the vacuum chamber 10, and emits an ion beam 4 which is larger in width than a substrate 6, to the substrate 6. The substrate driving mechanism 30 reciprocally drives the substrate 6 in the vacuum chamber 10. The center axes 14a of the rotation shafts 14 are located in a place separated from the ion source 2 toward the substrate, and substantially parallel to the surface of the substrate. The arms 12 are disposed inside the vacuum chamber 10, and support the ion source 2 through the rotation shafts 14. The motor is disposed outside the vacuum chamber 10, and reciprocally rotates the rotation shaft 14.Type: GrantFiled: August 31, 2005Date of Patent: October 14, 2008Assignee: Nissin Ion Equipment Co., Ltd.Inventor: Yasunori Ando
-
Patent number: 7413939Abstract: A method of fabricating a silicon-germanium CMOS includes preparing a silicon substrate wafer; depositing an insulating layer on the silicon substrate wafer; patterning and etching the insulating layer; depositing a layer of polycrystalline germanium on the insulating layer and on at least a portion of the silicon substrate wafer; patterning and etching the polycrystalline germanium; encapsulating the polycrystalline germanium with an insulating material; rapidly thermally annealing the wafer at a temperature sufficient to melt the polycrystalline germanium; cooling the wafer to promote liquid phase epitaxy of the polycrystalline germanium, thereby forming a single crystal germanium layer; and completing the CMOS device.Type: GrantFiled: June 10, 2005Date of Patent: August 19, 2008Assignee: Sharp Laboratories of America, Inc.Inventors: Sheng Teng Hsu, Jong-Jan Lee, Jer-Shen Maa, Douglas J. Tweet
-
Patent number: 7410891Abstract: A partially manufactured semiconductor device includes a semiconductor substrate. The device includes a first oxide layer formed on the substrate, with a mask placed over the oxide-covered substrate, a plurality of first trenches and at least one second trench etched through the oxide layer forming mesas. The at least one second trench is deeper and wider than each of the first trenches. The device includes a second oxide layer that is disposed over an area of mesas and the plurality of first trenches. The device includes a layer of masking material that is deposited over a an area of an edge termination region adjacent to an active region. The area of mesas and first trenches not covered by the masking layer is etched to remove the oxidant seal. The device includes an overhang area that is formed by a wet process etch.Type: GrantFiled: May 12, 2006Date of Patent: August 12, 2008Assignee: Third Dimension (3D) Semicondcutor, Inc.Inventor: Fwu-Iuan Hshieh
-
Publication number: 20080164559Abstract: A method for making a semiconductor device is provided which comprises (a) creating a data set (301) which defines a set of tiles for a polysilicon deposition process; (b) deriving a polysilicon deposition mask set (311) from the data set, wherein the polysilicon deposition mask set includes a plurality of polysilicon tiles (303); (c) deriving an epitaxial growth mask set (321) from the data set, wherein the epitaxial growth mask set includes a plurality of epitaxial tiles (305); and (d) using the polysilicon deposition mask set and the epitaxial growth mask set to make a semiconductor device (331); wherein the epitaxial growth mask set is derived from the data set by using at least a portion of the tile pattern defined in the data set for at least a portion of the tile pattern defined in the epitaxial deposition mask set.Type: ApplicationFiled: January 4, 2007Publication date: July 10, 2008Inventors: Omar Zia, Ruiqi Tian, Edward O. Travis
-
Publication number: 20080149936Abstract: A process is provided for integrating a III-N component, such as GaN, on a (001) or (100) nominal silicon substrate. There are arranged a texture of elementary areas each comprising an individual surface, with the texture comprising at least one hosting area intended to receive a III-N component. A mask layer is deposited on non-hosting areas which are not intended to receive a III-N type component. The hosting area is locally prepared so as to generate on the surface of the area one domain comprising one single type of terrace. There is grown by Molecular Beam Epitaxy or Metalorganic Vapor Phase Epitaxy on the hosting area one intermediary AlN buffer layer, followed by the growth of one III-N based material so as to realize a substantially monocrystalline structure. There is eliminated the mask layer located on non-hosting areas as well as surface polycrystalline layers deposited above the mask layers, and MOS/CMOS structures are subsequent integrated on at least some of the non-hosting areas.Type: ApplicationFiled: November 16, 2007Publication date: June 26, 2008Applicant: STMICROELECTRONICS SAInventors: SYLVAIN JOBLOT, Fabrice Semond, Jean Massies, Yvon Cordier, Jean-Yves Duboz
-
Patent number: 7384810Abstract: Only a region where TFTs constituting a high-performance circuit will be disposed in a precursor semiconductor film PCS on an insulating substrate GLS with an insulating layer UCL serving as an undercoat is irradiated with a first energy beam LSR so as to be poly-crystallized while growing crystal grains laterally. Further a second rapid thermal treatment is performed all over the panel so as to reduce defects in the crystal grains in a region PSI poly-crystallized by the aforementioned energy beam. Thus, a high-quality polycrystalline semiconductor thin film serving as TFTs for a high-performance circuit and having a high on-current, a low threshold value, a low variation and a sharp leading edge characteristic is obtained.Type: GrantFiled: May 26, 2006Date of Patent: June 10, 2008Assignee: Hitachi Displays, Ltd.Inventors: Mitsuharu Tai, Mutsuko Hatano, Takeshi Sato, Seongkee Park, Kiyoshi Ouchi
-
Publication number: 20080123200Abstract: A method and a device for forming a poly-silicon film, using sequential lateral solidification (SLS) by laser irradiation through an optical device to pattern the laser beam so as to lengthen the crystalline grains and enhance the throughput. The optical device comprises a plurality of first transparent regions, a plurality of second transparent regions and a plurality of final transparent regions. The plurality of second transparent regions are disposed between the plurality of first transparent regions and the plurality of final transparent regions. The first transparent regions and the second transparent regions have a first width W1 and a first length L1, and the final transparent regions have a second width W2 and a second length L2. An mth first transparent region of the plurality of first transparent regions and an mth second transparent region of the plurality of second transparent regions are arranged in a tier-shape.Type: ApplicationFiled: July 19, 2007Publication date: May 29, 2008Inventors: Fang-Tsun Chu, Jia-Xing Lin
-
Patent number: 7371655Abstract: A low-power CMOS device can be fabricated by forming a shallow trench on a silicon substrate using a gate mask and negative photoresist. This enables an extremely low profile for a junction after completion of lightly doped drain and source/drain implantations. The method includes forming a shallow trench in a silicon substrate.Type: GrantFiled: December 28, 2005Date of Patent: May 13, 2008Assignee: Dongbu Electronics Co., LtdInventor: Eun Jong Shin
-
Patent number: 7309637Abstract: A structure and method of fabrication of a semiconductor device having a stress relief layer under a stress layer in one region of a substrate. In a first example, a stress relief layer is formed over a first region of the substrate (e.g., PFET region) and not over a second region (e.g., NFET region). A stress layer is over the stress relief layer in the first region and over the devices and substrate/silicide in the second region. The NFET transistor performance is enhanced due to the overall tensile stress in the NFET channel while the degradation in the PFET transistor performance is reduced/eliminated due to the inclusion of the stress relief layer. In a second example embodiment, the stress relief layer is formed over the second region, but not the first region and the stress of the stress layer is reversed.Type: GrantFiled: December 12, 2005Date of Patent: December 18, 2007Assignee: Chartered Semiconductor Manufacturing, LtdInventors: Yong Meng Lee, Haining S. Yang, Victor Chan
-
Patent number: 7238568Abstract: The a trench semiconductor device such as a power MOSFET the high electric field at the corner of the trench is diminished by increasing the thickness of the gate oxide layer at the bottom of the trench. Several processes for manufacturing such devices are described. In one group of processes a directional deposition of silicon oxide is performed after the trench has been etched, yielding a thick oxide layer at the bottom of the trench. Any oxide which deposits on the walls of the trench is removed before a thin gate oxide layer is grown on the walls. The trench is then filled with polysilicon in or more stages. In a variation of the process a small amount of photoresist is deposited on the oxide at the bottom of the trench before the walls of the trench are etched. Alternatively, polysilicon can be deposited in the trench and etched back until only a portion remains at the bottom of the trench. The polysilicon is then oxidized and the trench is refilled with polysilicon.Type: GrantFiled: May 25, 2005Date of Patent: July 3, 2007Assignee: Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Wayne B. Grabowski
-
Patent number: 7154159Abstract: A trench isolation structure and a method of forming a trench isolation structure are provided. The method includes providing a substrate having a trench. A polysilicon liner is formed in the trench. A dielectric layer, such as spin-on glass, is formed in the trench upon the polysilicon liner.Type: GrantFiled: February 24, 2004Date of Patent: December 26, 2006Assignee: Nanya Technology CorporationInventors: Chien-Chang Cheng, Shing-Yih Shih, Chang-Rong Wu
-
Patent number: 7135391Abstract: A structure and method of fabrication for MOSFET devices with a polycrystalline SiGe junction is disclosed. Ge is selectively grown on Si while Si is selectively grown on Ge. Alternating depositions of Ge and Si layers yield the SiGe junction. The deposited layers are doped, and subsequently the dopants outdiffused into the device body. A thin porous oxide layer between the polycrystalline Ge and Si layers enhances the isotropy of the SiGe junctions.Type: GrantFiled: May 21, 2004Date of Patent: November 14, 2006Assignee: International Business Machines CorporationInventors: Kevin Kok Chan, Rober J. Miller, Erin C. Jones, Atul Ajmera
-
Patent number: 7109110Abstract: A partially manufactured semiconductor device includes a semiconductor substrate. The device includes a first oxide layer formed on the substrate, with a mask placed over the oxide-covered substrate, a plurality of first trenches and at least one second trench etched through the oxide layer forming mesas. The at least one second trench is deeper and wider than each of the first trenches. The device includes a second oxide layer that is disposed over an area of mesas and the plurality of first trenches. The device includes a layer of masking material that is deposited over a an area of an edge termination region adjacent to an active region. The area of mesas and first trenches not covered by the masking layer is etched to remove the oxidant seal. The device includes an overhang area that is formed by a wet process etch.Type: GrantFiled: December 17, 2004Date of Patent: September 19, 2006Assignee: Third Dimension (3D) Semiconductor, Inc.Inventor: Fwu-Iuan Hshieh