Characterized By Materials Of Wires Or Their Coatings (epo) Patents (Class 257/E23.025)
-
Patent number: 7830008Abstract: Gold wire for connecting a semiconductor chip basically containing praseodymium in 0.0004 mass % to 0.02 mass % in range and, considering the bonding characteristics, containing beryllium or aluminum or both in limited ranges and, considering the precipitates formed in the gold wire, further containing auxiliary additive elements of calcium, lanthanum, cerium, neodymium, and samarium in limited ranges.Type: GrantFiled: January 24, 2006Date of Patent: November 9, 2010Assignee: Nippon Steel Materials Co., Ltd.Inventors: Keiichi Kimura, Tomohiro Uno
-
Publication number: 20100264534Abstract: A chip package structure includes a circuit substrate, a chip, at least one bonding wire, and an adhesive layer. The circuit substrate has a bonding surface and at least one pad disposed on the bonding surface. The chip is disposed on the bonding surface of the circuit substrate and has an active surface away from the circuit substrate and at least one contact pad disposed on the active surface. The bonding wire is connected between the contact pad and the pad, such that the chip is electrically connected to the circuit substrate through the bonding wire. The bonding wire includes a copper layer, a nickel layer covering the copper layer, and a gold layer covering the nickel layer. The adhesive layer is disposed between the pad and the bonding wire and between the contact pad and the bonding wire and respectively covers two terminals of the bonding wire.Type: ApplicationFiled: August 17, 2009Publication date: October 21, 2010Applicant: Unimicron Technology Corp.Inventor: Chung-Pan Wu
-
Publication number: 20100258955Abstract: The semiconductor device includes a substrate over one surface of which an electroless plating electrode film is formed; a semiconductor chip mounted over the one surface of the substrate; and a bonding wire which connects the semiconductor chip and one surface of the electroless plating electrode film, a recessed depth which is a difference between a lowermost height of a bonding portion of the one surface of the electroless plating electrode film to the bonding wire, and an uppermost height of the one surface other than the bonding portion being equal to or less than 1.5 ?m.Type: ApplicationFiled: April 9, 2010Publication date: October 14, 2010Applicant: NEC ELECTRONICS CORPORATIONInventors: YUICHI MIYAGAWA, HIDEYUKI HORII, KENTA OGAWA
-
Publication number: 20100244257Abstract: A method of fabricating a semiconductor device includes forming a plurality of mask patterns by anisotropically etching a mask-forming film until upper surfaces of core patterns are exposed. A facing pair includes a pair of the mask patterns facing the core pattern located between the paired mask patterns. The mask patterns of the facing pair have respective lower portions spaced from each other by a first distance. An adjacent pair includes a pair of mask patterns adjacent to each other with a space having no core pattern. The mask patterns of the adjacent pair have respective lower portions spaced from each other by a second distance. The mask patterns are formed so that the second distance is larger than the first distance.Type: ApplicationFiled: March 23, 2010Publication date: September 30, 2010Applicant: Kabushiki Kaisha ToshibaInventors: Koichi Matsuno, Yoshiaki Himeno
-
Publication number: 20100171222Abstract: [Issues to be Solved] Providing enhanced bonding reliability of Au alloy bonding wire with low electrical resistivity to Al electrode of semiconductor device, and its application of semiconductor device is bonded with Al electrode pad by the same wire. [Solution Means] Au alloy bonding wire comprising: 0.02-0.3 mass % Ag, total amount of 10-200 mass ppm at least one element of Ge and/or Si, and/or total amount of 10-200 mass ppm at least one element of Al and/or Cu, with residual of Au. Moreover, Al and/or Al alloy pad bonded with the above Au alloy bonding wire.Type: ApplicationFiled: March 26, 2008Publication date: July 8, 2010Applicant: TANAKA DENSHI KOGYO K.K.Inventors: Hiroshi Murai, Jun Chiba, Fujio Amada
-
Patent number: 7732935Abstract: A wiring board includes a substrate made of an insulation material and wired by a conductive material. A plurality of electrodes is formed on a surface of the substrate. A non-Au electrode not having an Au surface layer and an Au electrode having the Au surface layer are formed as the electrodes.Type: GrantFiled: April 20, 2006Date of Patent: June 8, 2010Assignees: Ricoh Company, Ltd., Ricoh Microelectronics Co., Ltd.Inventor: Eiji Moriyama
-
Patent number: 7663221Abstract: A package circuit board having a reduced package size. The package circuit board may include a semiconductor substrate in place of a printed circuit board. The package circuit board may further include a microelectronic chip mounted on the semiconductor substrate, the microelectronic chip having at least one of active and passive elements formed on the semiconductor substrate semiconductor substrate.Type: GrantFiled: January 5, 2005Date of Patent: February 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-Lae Jang, Hee-Seok Lee
-
Patent number: 7535014Abstract: A field ionization device can include a first insulator layer on a first side of a substrate, a conductive gate layer on the first insulator layer, a cavity in the substrate, a portion of first insulator over the cavity, an aperture in the portion of the first insulator layer and the conductive gate layer thereby forming an aperture and aperture sidewall. The device can include a second insulator layer on the aperture sidewall and surface of the cavity, a metallization layer over the second insulator layer, a catalyst layer on the metallization layer, and a carbon nanotube. The cavity can be made by etching a second side of the substrate to near the insulator layer, wherein the second side is opposite the first side. The carbon nanotube can be grown from the catalyst layer. The device can further include a collector located near the carbon nanotube. The conductive gate layer can be biased negative with respect to the carbon nanotube.Type: GrantFiled: June 9, 2006Date of Patent: May 19, 2009Assignee: The United States of America as represented by the Secretary of the NavyInventors: David S. Y. Hsu, Jonathan L. Show
-
Publication number: 20090115059Abstract: A gold wire for semiconductor element connection having high strength and bondability. The connection has a limited amount of at least one element selected from calcium and rare earth elements, and a limited amount of at least one element selected from a group consisting of titanium, vanadium, chromium, hafnium, niobium, tungsten, and zirconium. The incorporation of a suitable amount of palladium or beryllium is preferred. The incorporation of calcium and rare earth element can improve the strength and young's modulus of a gold wire, and the incorporation of titanium and the like can reduce a deterioration in the roundness of press-bonded shape of press-bonded balls in the first bonding caused by the incorporation of calcium and rare earth elements. The bonding wire can simultaneously realize mechanical properties and bondability capable of meeting a demand for a size reduction in semiconductor and a reduction in electrode pad pitch.Type: ApplicationFiled: March 23, 2007Publication date: May 7, 2009Applicants: Nippon Steel Materials Co., Ltd, Nippon Micrometal CorporationInventors: Keiichi Kimura, Tomohiro Uno, Takashi Yamada, Kagehito Nishibayashi
-
Publication number: 20090072408Abstract: An apparatus, comprising two conductive surfaces or layers and a nanostructure assembly bonded to the two conductive surfaces or layers to create electrical or thermal connections between the two conductive surfaces or layers, and a method of making same.Type: ApplicationFiled: September 12, 2008Publication date: March 19, 2009Applicant: SMOLTEK ABInventors: Mohammad Shafiqul Kabir, Andrzej Brud
-
Patent number: 7495342Abstract: A method is described having the steps of providing a surface having a plurality of wire bondable locations, wire bonding a wire to each of the wire bondable locations using a wire capillary tool; controlling the position of the capillary tool with respect to the substrate; after forming a wire bond of the wire to the wire bondable location moving the capillary tool relative to the surface as the capillary tool is moved away from the surface to form a wire having a predetermined shape.Type: GrantFiled: December 16, 2003Date of Patent: February 24, 2009Assignee: International Business Machines CorporationInventors: Brian Samuel Beaman, Keith Edward Fogel, Paul Alfred Lauro, Da-Yuan Shih
-
Patent number: 7470581Abstract: A method of manufacturing an electromagnetic (EM) waveguide capable of guiding a wave along a pre-defined propagation path is described. The method includes providing a core region that extends along the propagation path and printing a colloidal crystal comprised of first particles on the waveguide core region.Type: GrantFiled: July 27, 2006Date of Patent: December 30, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: Swaroop K. Kommera, Tim R. Koch
-
Publication number: 20080296780Abstract: Wires included in integrated circuit devices can have separate insulating structures formed thereon. The separate insulating structures on the wires can surround respective cross sectional portions of the wires, which can function as “stand-offs” to prevent immediately neighboring wires (or other neighboring components) from shorting together to thereby allow a reduction in defects associated with devices having reduced pitch between the wires (or other components).Type: ApplicationFiled: April 17, 2008Publication date: December 4, 2008Inventor: Cheol-joon Yoo
-
Patent number: 7459789Abstract: A bonding method of a flexible film is provided, which includes: positioning an anisotropic conductive film on a plurality of first signal lines formed on the flexible film to be bonded to a thin film transistor (TFT) panel; arranging the anisotropic conductive film on the TFT panel to align the first signal lines formed on the flexible film and a plurality of second signal lines formed on the TFT panel; positioning at least one portion of a protection film for protecting the second signal lines of the flexible film to be overlapped with the TFT panel; and pressing the flexible film and the TFT panel.Type: GrantFiled: June 30, 2005Date of Patent: December 2, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Yun-Hee Kim, Won-Gu Cho
-
Publication number: 20080185720Abstract: A package structure and method for preventing gold bonding wires from collapsing are disclosed. The structure is especially useful for those chips whose two n×1 arrays of bonding pads are on the chip center to be packaged on a BGA substrate. According to the first preferred embodiment, two dies having a redistribution layer formed thereon are introduced outer the bonding pad array on the chip so that the gold bonding wires can be divided into two sections each to connect the bonding pads with the redistribution layer and the redistribution layer with the gold fingers on the BGA substrate. According to the second embodiment, the gold bonding wires are fixed by the epoxy strips on the chips after bonding the bonding pads to the gold fingers but before pouring liquid encapsulated epoxy into a mold.Type: ApplicationFiled: January 9, 2008Publication date: August 7, 2008Inventor: Ming-Feng Wu
-
Publication number: 20080185737Abstract: An integrated circuit system is provided including forming a wire ball on a bond wire; forming a shaped ball from the wire ball; and attaching the shaped ball on an integrated circuit die.Type: ApplicationFiled: February 1, 2008Publication date: August 7, 2008Inventor: Pandi Chelvam Marimuthu
-
Publication number: 20080169563Abstract: A semiconductor package is disclosed that includes a semiconductor device; a circuit board; and a connection mechanism including a first conductive terminal provided on the semiconductor device, and a second conductive terminal provided on the circuit board side, the connection mechanism electrically connecting the semiconductor device and the circuit board via the first conductive terminal and the second conductive terminal. At least one of the first conductive terminal and the second conductive terminal of the connection mechanism includes one or more carbon nanotubes each having one end thereof fixed to the surface of the at least one of the first conductive terminal and the second conductive terminal, and extending in a direction away from the surface. The first conductive terminal and the second conductive terminal engage each other through the carbon nanotubes.Type: ApplicationFiled: September 14, 2007Publication date: July 17, 2008Applicant: FUJITSU LIMITEDInventors: Yuji Awano, Masataka Mizukoshi
-
Publication number: 20080073786Abstract: In a semiconductor device of the present invention, of wires 5a, 5b and 5c which are vertically arranged to connect a plurality of electrodes 3 formed on a major surface of a semiconductor chip 2 and internal electrodes 4 of conductor portions arranged around the semiconductor chip 2, the wires 5a at the lowest level have the lowest stiffness and the wires 5b and 5c at a higher level have higher stiffness. With this configuration, it is possible to eliminate contact among the wires 5a, 5b and 5c, thereby improving the yields.Type: ApplicationFiled: September 21, 2007Publication date: March 27, 2008Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Manabu Tanabe, Hiroaki Fujimoto
-
Publication number: 20080061440Abstract: The present invention provides a semiconductor-device copper-alloy bonding wire which has an inexpensive material cost, ensures a superior ball joining shape, wire joining characteristic, and the like, and a good loop formation characteristic, and a superior mass productivity. The semiconductor-device copper-alloy bonding wire contains at least one of Mg and P in total of 10 to 700 mass ppm, and oxygen within a range from 6 to 30 mass ppm.Type: ApplicationFiled: August 31, 2007Publication date: March 13, 2008Applicants: NIPPON STEEL MATERIALS CO., LTD., NIPPON MICROMETAL CORPORATIONInventors: Tomohiro Uno, Keiichi Kimura, Takashi Yamada
-
Patent number: 7314781Abstract: A method of making a packaged electrical device comprises the steps of (a) connecting one end of a wire to a first point (e.g., a first electrical node) in the package, and (b) connecting the other end of the wire to a second point (e.g., a second electrical node) in the package, characterized by (c) causing energy from an external source to heat at least one predetermined segment of the wire to a temperature that is below its melting point (MP) but not below its recrystallization temperature (RCT), and (d) cooling the heated segment to a temperature below its RCT [e.g., to room temperature (RT)], thereby to increase the stiffness modulus of the segment. In one embodiment, the external source is a laser whose optical output is absorbed by the segment. In another embodiment, the heated segment is rapidly cooled (i.e., quenched) to RT.Type: GrantFiled: November 5, 2003Date of Patent: January 1, 2008Assignee: LSI CorporationInventors: Brett J. Campbell, Patrick J. Carberry, Jason P. Goodelle, Michael Francis Quinn
-
Patent number: 7250686Abstract: A semiconductor device of the present invention comprises a first semiconductor chip that includes a first internal circuit and at least one first conductive pad which is provided on its upper surface and is not connected to the first internal circuit, a second semiconductor chip provided on the first semiconductor chip that includes a second internal circuit and at least one second conductive pad which is provided on its upper surface and is connected to the second internal circuit, at least one first connecting member for connecting between the second semiconductor chip provided on the first semiconductor chip, at least one first conductive pad and at least one second conductive pad, and at least one second connecting member led from at least one first conductive.Type: GrantFiled: April 28, 2006Date of Patent: July 31, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Yasuhiro Ishiyama
-
Patent number: 7214553Abstract: The invention relates to a process for the controlled growth of nanotubes or nanofibers on a substrate, characterized in that it furthermore comprises the production, on the substrate (11), of a bi-layer structure composed of a layer of catalyst material (71), for catalyzing the growth of nanotubes or nanofibers, and a layer of associated material, said associated material being such that it forms a noncatalytic alloy with the catalyst material at high temperature. The invention also relates to a process for fabricating a field-emission cathode using the above nanotube or nanofiber fabrication process. These processes allow very precise positioning of the catalyst spots from which the nanotubes and nanofibers can be grown and allow the fabrication of cathodes for which the nanotubes or nanofibers are self-aligned with the aperture in the extraction grid. Applications: electron tubes, nanolithography.Type: GrantFiled: September 20, 2002Date of Patent: May 8, 2007Assignee: ThalesInventors: Pierre Legagneux, Gilles Pirio, Didier Pribat, William Ireland Milne, Kenneth Boh Khin Teo
-
Patent number: 7215031Abstract: A multi chip package includes a substrate; a first semiconductor chip mounted on the substrate; a second semiconductor chip mounted above the first semiconductor chip; a first bonding wire electrically coupled to a first bonding pad on the first semiconductor chip; and a second bonding wire electrically coupled to a second bonding pad on the second semiconductor chip. At least the first bonding wire is of a coated wire, which comprises a conductive core and an outer insulation coating. At least the first bonding pad is of a multi layered pad, comprising a base pad formed on the first semiconductor chip; a first conductive layer formed on the base pad; and a second conductive layer formed on the first conductive layer.Type: GrantFiled: November 10, 2004Date of Patent: May 8, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Yoshimi Egawa
-
Patent number: 7205673Abstract: A bond pad structure which includes an aluminum bond pad which include one or more dopants that effectively control the growth of IMC to a nominal level in spite of high tensile stresses in the wafer. For example, aluminum can be doped with 1–2 atomic % of Mg. Alternatively, Pd or Si can be used, or elements like Cu or Si can be used as the dopant in order to reduce the overall tensile stresses in the wafer. This can control the abnormal growth of IMC, thus arresting the IMC crack formation. A combination of dopants can be used to both control the tensile stresses and also slightly alter the gold-Aluminum interface thus enabling a uniform and thin IMC formation. This tends to reduce or eliminate any voiding or cracking which would otherwise occur at the wire bond transfer.Type: GrantFiled: November 18, 2005Date of Patent: April 17, 2007Assignee: LSI Logic CorporationInventors: Jayanthi Pallinti, Dilip Vijay, Hemanshu Bhatt, Sey-Shing Sun, Hong Ying, Chiyi Kao
-
Publication number: 20070059928Abstract: Methods for synthesizing metal nanowires are provided. A metalorganic layer is deposited on a substrate as a thin film. The thermal decomposition of the metalorganic thin film in the presence of air synthesizes metal nanowires. The metal can be varied to produce nanowires with different properties.Type: ApplicationFiled: September 15, 2005Publication date: March 15, 2007Inventor: Avetik Harutyunyan
-
Publication number: 20060214297Abstract: A wiring board includes a substrate made of an insulation material and wired by a conductive material. A plurality of electrodes is formed on a surface of the substrate. A non-Au electrode not having an Au surface layer and an Au electrode having the Au surface layer are formed as the electrodes.Type: ApplicationFiled: April 20, 2006Publication date: September 28, 2006Inventor: Eiji Moriyama
-
Patent number: 7098144Abstract: A method is provided for forming iridium oxide (IrOx) nanotubes. The method comprises: providing a substrate; introducing a (methylcyclopentadienyl)(1,5-cyclooctadiene)iridium(I) precursor; introducing oxygen as a precursor reaction gas; establishing a final pressure in the range of 1 to 50 Torr; establishing a substrate, or chamber temperature in the range of 200 to 500 degrees C.; and using a metalorganic chemical vapor deposition (MOCVD) process, growing IrOx hollow nanotubes from the substrate surface. Typically, the (methylcyclopentadienyl)(1,5-cyclooctadiene)iridium(I) precursor is initially heated in an ampule to a first temperature in the range of 60 to 90 degrees C., and the first temperature is maintained in the transport line introducing the precursor. The precursor may be mixed with an inert carrier gas such as Ar, or the oxygen precursor reaction gas may be used as the carrier.Type: GrantFiled: October 21, 2004Date of Patent: August 29, 2006Assignee: Sharp Laboratories of America, Inc.Inventors: Fengyan Zhang, Robert A. Barrowcliff, Gregory M. Stecker, Sheng Teng Hsu