Abstract: A semiconductor device has a package structure provided with leads that are external connection terminals. A base substance is an island, and at least the surface thereof is formed of a conductive material. A semiconductor substrate is mounted on the surface of the base substance, and a ground potential is supplied from the surface of the base substance. A shunt capacitor is provided with an electrode pair of a first electrode and a second electrode formed in parallel, and mounted with the first electrode being electrically connected to the surface of the base substance. An internal bonding wire connects a pad provided on the semiconductor substrate for external connection, to the second electrode of the shunt capacitor. The lead is the external connection terminal of the semiconductor device. An external bonding wire connects the lead to the second electrode of the shunt capacitor.
Abstract: A method of manufacture of an integrated circuit package system includes forming a paddle having a paddle top surface, the paddle top surface having a depression provided therein, forming an external interconnect having a lead tip and a lead body with the lead body having a first recess segment along a length-wise dimension of the lead body, connecting a device over the paddle top surface and the external interconnect, and filling a substantially electrically nonconductive material in the depression.
Abstract: An integrated circuit package system includes: forming a die-attach paddle, an outer interconnect, and an inner interconnect toward the die-attach paddle beyond the outer interconnect; mounting an integrated circuit device over the die-attach paddle; connecting the integrated circuit device to the inner interconnect and the outer interconnect; encapsulating the integrated circuit device over the die-attach paddle; attaching an external interconnect under the outer interconnect; and attaching a circuit device under the die-attach paddle and extended laterally beyond opposite sides of the die-attach paddle.
Type:
Grant
Filed:
August 3, 2007
Date of Patent:
April 5, 2011
Assignee:
Stats Chippac Ltd.
Inventors:
Zigmund Ramirez Camacho, Henry Descalzo Bathan, Abelardo Jr Hadap Advincula, Lionel Chien Hui Tay
Abstract: Provided are a semiconductor package in which bonding pads of a semiconductor chip are electrically connected to interconnection portions by wire-bonding, and a method of manufacturing the semiconductor package. The semiconductor package includes: a substrate; an interconnection portion that is disposed on the substrate and comprises conductive patterns having a first thickness and conductive patterns having a second thickness that is smaller than the first thickness; at least one semiconductor chip that is mounted on the substrate and comprises a plurality of bonding pads; and a plurality of wires electrically connecting the conductive patterns and the bonding pads.
Abstract: A pre-packaged flip chip package that includes one or more dice on a semiconductor wafer is disclosed. In the various embodiments, an adhesive layer may be applied to a first side of a finished wafer, having connector pads formed thereon. The adhesive layer may include openings through which the connector pads may be accessed. Conductive elements may be positioned within the adhesive, and configured to electrically couple to the conductive elements.
Abstract: A Semiconductor component that contains AlxGayIn1-x-yAszSb1-z, whereby the parameters x, y, and z are selected such that a bandgap of less than 350 meV is achieved, whereby it features a mesa-structuring and a passivation layer containing AlnGa1-nAsmSb1-m is applied at least partially on at least one lateral surface of the structuring, and the parameter n is selected in the range of 0.4 to 1 and the parameter m in the range of 0 to 1.
Type:
Grant
Filed:
July 25, 2005
Date of Patent:
June 29, 2010
Assignee:
Fraunhofer-Gesellschaft zur Foerderung der Angewandten Forschung E.V.
Inventors:
Frank Fuchs, Robert Rehm, Martin Walther
Abstract: A semiconductor package includes a leadframe having first and second level downset lead extensions, a quad flat nonleaded package (QFN) attached to the first level downset lead extension, and a flip chip die attached to the second level downset lead extension. Another embodiment of a semiconductor package includes a leadframe having a lead, a first quad flat nonleaded package (QFN) connected to the lead, and a second quad flat nonleaded package invertly connected to a top surface of the first quad flat nonleaded package, wherein the second quad flat nonleaded package is wirebonded to the lead. A third embodiment of a semiconductor package includes a leadframe having a lead with a first level downset lead extension, a quad flat nonleaded package (QFN) connected to the first level downset lead extension, and a first wirebondable die attached to a top or bottom surface of the quad flat nonleaded package.
Type:
Application
Filed:
February 10, 2010
Publication date:
June 10, 2010
Applicant:
STATS CHIPPAC, LTD.
Inventors:
Emmanuel A. Espiritu, Leo A. Merilo, Rachel L. Abinan, Dario S. Filoteo, JR.
Abstract: Embodiments in accordance with the present invention relate to techniques which avoid the problems of deformation in the shape of a solder connection in a flip chip package, resulting from solder reflow. In one embodiment, a solder-repellent surface is created adjacent to the solder to constrain the reflow and thereby maintain the vertical profile of the solder. Examples of such a solder-repellent surface include an oxide (such as Brown Oxide) of the lead frame, or a tape (such as Kapton) which is used as a dam bar to control/constrain the solder flow on the leads prior to the encapsulation step. In another embodiment, the solder connection may be formed from at least two components. The first component may reflow at high temperatures to provide the necessary adhesion between solder ball and the die, with the second component reflowing at a lower temperature to provide the necessary adhesion between the solder ball and the leads.
Abstract: A packaged semiconductor device including a semiconductor die mounted on a header of a leadframe. A plurality of spaced external conductors extends from the header and at least one of the external conductors has a bond wire post at one end thereof such that a bonding wire extends between the bond wire post and the semiconductor die. The package device also includes a housing, which encloses the semiconductor die, the header, the bonding wire and the bonding wire post resulting in an insulated packaged device.
Type:
Application
Filed:
October 8, 2009
Publication date:
June 10, 2010
Inventors:
Bryan S. Shelton, Marek K. Pabisz, TingGang Zhu, Linlin Liu, Boris Peres
Abstract: A semiconductor device which includes: a semiconductor chip with plural pads; a tab connected with the semiconductor chip; bus bars which are located outside of the semiconductor chip and connected with the tab; a sealing body which resin-seals the semiconductor chip; plural leads arranged in a line around the semiconductor chip; plural first wires which connect pads of the semiconductor chip and the leads; and plural second wires which connect specific pads of the semiconductor chip and the bus bars. Since the sealing body has a continuous portion which continues from a side surface of the semiconductor chip to its back surface to a side surface of the tab, the degree of adhesion among the semiconductor chip, the tab and the sealing body is increased. This prevents peeling between the tab and the sealing body during a high-temperature process and thus improves the quality of the semiconductor device (QFN).
Abstract: A manufacturing process of a leadframe-based BGA package is disclosed. A leadless leadframe with an upper layer and a lower layer is provided for the package. The upper layer includes a plurality of ball pads, and the lower layer includes a plurality of sacrificial pads aligning and connecting with the ball pads. A plurality of leads are formed in either the upper layer or the lower layer to interconnect the ball pads or the sacrificial pads. An encapsulant is formed to embed the ball pads after chip attachment and electrical connections. During manufacturing process, a half-etching process is performed after encapsulation to remove the sacrificial pads to make the ball pads electrically isolated and exposed from the encapsulant for solder ball placement where the soldering areas of the ball pads are defined without the need of solder mask(s) to solve the problem of solder bleeding of the solder balls on the leads or the undesired spots during reflow. Moreover, mold flash can easily be detected and removed.
Type:
Grant
Filed:
May 19, 2008
Date of Patent:
February 16, 2010
Assignees:
ChipMos Technologies (Bermuda) Ltd., ChipMos Technologies Inc.
Abstract: A leadframe-based semiconductor package and a leadframe for the package are revealed. The semiconductor package primarily includes parts of the leadframe including one or more first leads, one or more second leads, and a supporting bar disposed between the first leads and the second leads and further includes a chip attached to the first leads, the second leads and the supporting bar, a plurality of bonding wires and an encapsulant. The supporting bar has an extended portion projecting from the first bonding finger and the second bonding finger and connected to a non-lead side of the encapsulant wherein the extended portion has an arched bend to absorb the pulling stresses and to block stress transmission. Cracks caused by delamination of the supporting bar will not be created during trimming the supporting bar along the non-lead side of the encapsulant. Moisture penetration along the cracks of the supporting bar to the die-bonding plane under the chip is desirably prevented.
Abstract: A semiconductor package system is provided. A substrate having a die attach paddle is provided. A first plurality of leads is provided around the die attach paddle having a first plurality of lead tips. A second plurality of leads is provided around the die attach paddle interleaved with the first plurality of leads, at least some of the second plurality of leads having a plurality of depression lead tips. A first die is attached to the die attach paddle. The die is wire bonded to the first plurality of leads and the second plurality of leads. The die is encapsulated.
Type:
Grant
Filed:
March 9, 2006
Date of Patent:
October 6, 2009
Assignee:
Stats Chippac Ltd.
Inventors:
Seng Guan Chow, Ming Ying, Il Kwon Shim, Lip Seng Tan
Abstract: A semiconductor apparatus (1) includes a semiconductor device (2), a first lead (3) having an electrode for connection with a source electrode (S) of the semiconductor device (2), a second lead (4) having an electrode for connection with a gate electrode (G) of the semiconductor device (2), a third lead (5) having an electrode for connection with a drain electrode (D) of the semiconductor device (2), and a strap member (6) covered with a metallic film for electrical interconnection between the drain electrode (D) of the semiconductor device (2) and the electrode of the third lead (5).
Abstract: An optical device includes a base, an optical element chip attached to the base, an integrated circuit chip attached onto the back surface of the optical element chip, and a translucent member (window member). A wire is buried within the base, and the wire has an internal terminal portion, an external terminal portion, and a midpoint terminal portion. A pad electrode of the optical element chip is connected to the internal terminal portion through a bump, and a pad electrode of the integrated circuit chip is connected to the midpoint terminal portion through a fine metal wire.
Type:
Grant
Filed:
April 11, 2005
Date of Patent:
October 14, 2008
Assignee:
Matsushita Electric Industrial Co., Ltd.
Abstract: A POP device includes a leadframe, a first chip, an encapsulant and a second chip. The leadframe includes a die pad, a plurality of first and second leads. First leads have first top and bottom surfaces. Second leads include top leads, bottom leads and intermediate leads physically connected to top leads and bottom leads. Top leads have second top surfaces. Bottom leads have second bottom surfaces. The top lead and the bottom lead are not coplanar, and the bottom lead and the first lead are coplanar. The first chip is mounted on the die pad and electrically connected to the first top surfaces. The encapsulant seals the first chip and a part of the leadframe, and exposes the first bottom surfaces, the second top surfaces and the second bottom surfaces. The second chip is mounted on the encapsulant and electrically connected to the second top surfaces.
Abstract: An electrical connection inside a semiconductor device is established by lead frames formed of plural conductor plates. The lead frames are disposed three-dimensionally so that the respective weld parts thereof are exposed toward a laser light source used in the laser welding. The laser welding is then performed by irradiating a laser beam. According to the above, welding can be performed readily in a reliable manner. The productivity of the semiconductor device and the manufacturing method of the semiconductor device can be thus enhanced. In addition, because the lead frames have the cooling effect, they have the capability of a heat spreader. It is thus possible to provide a semiconductor device and a manufacturing method of the semiconductor device with high productivity.
Type:
Application
Filed:
October 16, 2007
Publication date:
June 26, 2008
Applicant:
Fuji Electric Device Technology Co., Ltd.
Abstract: A circuit device is provided comprising leads and electrical circuitry. The circuit device has a first semiconductor element, a second semiconductor element, first leads electrically connected to the first semiconductor element or the second semiconductor element via fine metal wires and having an end thereof extending outwardly, second leads electrically connected via metal wires to both the first semiconductor element and the second semiconductor element to thus electrically connect the first and second semiconductor elements.
Type:
Grant
Filed:
July 26, 2004
Date of Patent:
February 19, 2008
Assignees:
Sanyo Electric Co., Ltd., Kanto Sanyo Semiconductors Co., Ltd.