Chip Support Structure Consisting Of Plurality Of Insulating Substrates (epo) Patents (Class 257/E23.063)
-
Patent number: 11069556Abstract: A micro component structure includes a substrate, at least one micro component and a fixing structure. The micro component is disposed on the substrate, has a spacing from the substrate and has at least one top surface. The fixing structure is disposed on the substrate and includes at least one covering portion and at least one connecting portion. The covering portion is disposed on a portion of the top surface of the micro component, and the connecting portion is connected to an edge of the covering portion and extends onto the substrate. At least one of the covering portion and the connecting portion includes at least one patterned structure.Type: GrantFiled: April 8, 2020Date of Patent: July 20, 2021Assignee: PlayNitride Display Co., Ltd.Inventors: Bo-Wei Wu, Yu-Yun Lo, Shiang-Ning Yang, Ying-Ting Lin
-
Patent number: 10854505Abstract: A method includes depositing a mask layer over a dielectric layer, patterning the mask layer to form a trench, applying a patterned photo resist having a portion over the mask layer, and etching the dielectric layer using the patterned photo resist as an etching mask to form a via opening, which is in a top portion of the dielectric layer. The method further includes removing the patterned photo resist, and etching the dielectric layer to form a trench and a via opening underlying and connected to the trench. The dielectric layer is etched using the mask layer as an additional etching mask. A polymer formed in at least one of the trench and the via opening is removed using nitrogen and argon as a process gas. The trench and the via opening are filled to form a metal line and a via, respectively.Type: GrantFiled: January 13, 2017Date of Patent: December 1, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Hao Chen, Che-Cheng Chang, Wen-Tung Chen, Yu-Cheng Liu, Horng-Huei Tseng
-
Patent number: 10826262Abstract: An electronic equipment assembly apparatus installs a mounted portion of a cable onto a connector of electronic equipment, the cable including a belt-shaped cable main body portion in which the mounted portion is formed in one end portion, and a reinforcing plate bonded to the one end portion side on one surface of the cable main body portion. The electronic equipment assembly apparatus includes: a cable holding tool which nips and holds the reinforcing plate by a blade and a chuck block; and a robot portion which moves the cable holding tool.Type: GrantFiled: October 17, 2017Date of Patent: November 3, 2020Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Ken Takano, Yuji Takahashi, Kazu Wagatsuma
-
Patent number: 10723615Abstract: A sensor assembly for being mounted on a circuit board comprises an interposer with at least one opening extending between a first and a second main surface of the interposer. The interposer comprises at least two stress decoupling elements, each comprising a flexible structure formed by a respective portion of the interposer being partially enclosed by one of the at least one opening. A sensor die is connected to the flexible structures on the first main surface. At least two board connection elements are arranged on the first main surface and adapted for connecting the assembly to the circuit board.Type: GrantFiled: May 5, 2017Date of Patent: July 28, 2020Assignee: Sciosense B.V.Inventors: Harald Etschmaier, Anderson Singulani
-
Patent number: 10196688Abstract: Devices and methods that can detect and control an individual polymer in a mixture is acted upon by another compound, for example, an enzyme, in a nanopore are provided. The devices and methods also determine (˜>50 Hz) the nucleotide base sequence of a polynucleotide under feedback control or using signals generated by the interactions between the polynucleotide and the nanopore. The invention is of particular use in the fields of molecular biology, structural biology, cell biology, molecular switches, molecular circuits, and molecular computational devices, and the manufacture thereof.Type: GrantFiled: October 21, 2015Date of Patent: February 5, 2019Assignee: THE REGENTS OF THE UNIVERSITY OF CALIFORNIAInventors: Mark A. Akeson, David W. Deamer, William B. Dunbar, Roger Jinteh Arrigo Chen, Noah A. Wilson
-
Patent number: 10074630Abstract: Methods and systems for a semiconductor package with high routing density routing patch are disclosed and may include a semiconductor die bonded to a substrate and a high routing density patch bonded to the substrate and to the semiconductor die, wherein the high routing density patch comprises a denser trace line density than the substrate. The high routing density patch can be a silicon-less-integrated module (SLIM) patch, comprising a BEOL portion, and can be TSV-less. Metal contacts may be formed on a second surface of the substrate. A second semiconductor die may be bonded to the substrate and to the high routing density patch. The high routing density patch may provide electrical interconnection between the semiconductor die. The substrate may be bonded to a silicon interposer. The high routing density patch may have a thickness of 10 microns or less. The substrate may have a thickness of 10 microns or less.Type: GrantFiled: April 14, 2015Date of Patent: September 11, 2018Assignee: Amkor Technology, Inc.Inventors: Michael Kelly, Ronald Patrick Huemoeller, David Jon Hiner
-
Patent number: 10064286Abstract: A manufacturing method of a structure of a thin fan includes providing a plastic material containing a plurality of metal particles and forming a housing from the plastic material. A part surface of the housing is removed, and a layout area and an extended circuit are formed on the housing. One terminal of the extended circuit connects to the layout area. A first signal connecting structure is disposed on the housing. The first signal connecting structure connects to the other terminal of the extended circuit. A metal layer is disposed on the layout area and the extended circuit.Type: GrantFiled: March 4, 2016Date of Patent: August 28, 2018Assignee: DELTA ELECTRONICS, INC.Inventors: Sheng-Wei Yeh, Chiu-Kung Chen, Cheng-Chieh Liu, Shao-Chang Tu
-
Patent number: 9883599Abstract: A manufacturing method of a multi-layer circuit board having a cavity is provided, including the following steps: a core board is provided, and a through hole is formed penetrating the core board; two build-up structures are bonded to two opposite sides of the core board to form the multi-layer circuit board, and the two build-up structures cover the through hole; and a portion of one of the two build-up structures corresponding to the through hole is removed to make the through hole communicate with the outside and form the cavity. A multi-layer circuit board having a cavity, manufactured by the aforementioned method, is also provided.Type: GrantFiled: January 23, 2015Date of Patent: January 30, 2018Assignee: Subtron Technology Co., Ltd.Inventor: Chien-Hung Wu
-
Patent number: 9437568Abstract: Certain embodiments provide a method for manufacturing a semiconductor device including forming a first interconnection layer having a first conductive layer and a first insulating layer which are exposed from a surface of the first interconnection layer, forming a second interconnection layer having a second conductive layer and a second insulating layer which are exposed from a surface of the second interconnection layer, forming a first non-bonded surface on the surface of the first insulating layer by making a partial area of the surface of the first insulating layer lower than the surface of the first conductive layer, the partial area containing surroundings of the first conductive layer, and connecting the surface of the first conductive layer and the surface of the second conductive layer and bonding the surface of the first insulating layer excluding the first non-bonded surface and the surface of the second insulating layer.Type: GrantFiled: October 20, 2014Date of Patent: September 6, 2016Assignee: Kabushiki Kaisha ToshibaInventor: Atsuko Kawasaki
-
Patent number: 8975750Abstract: In a conventional electronic device and a method of manufacturing the same, reduction in cost of the electronic device is hindered because resin used in an interconnect layer on the solder ball side is limited. The electronic device includes an interconnect layer (a first interconnect layer) and an interconnect layer (a second interconnect layer). The second interconnect layer is formed on the undersurface of the first interconnect layer. The second interconnect layer is larger in area seen from the top than the first interconnect layer and is extended to the outside from the first interconnect layer.Type: GrantFiled: August 8, 2014Date of Patent: March 10, 2015Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Masaya Kawano, Koji Soejima
-
Patent number: 8841214Abstract: A method for forming dual damascene structures in a semiconductor structure is disclosed. The method generally includes etching a substrate using a first hard mask to form a plurality of first trenches and vias, forming a set of first conductive lines and via interconnects, removing the first hard mask, etching the substrate using a second hard mask to form a plurality of second trenches and vias, and forming a set of second conductive lines and via interconnects. At least some of the first conductive lines are interspersed between some of the second conductive lines. A planarization process is used on the substrate after forming the first conductive lines and via interconnects before forming the second conductive lines and via interconnects.Type: GrantFiled: January 10, 2014Date of Patent: September 23, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chia-Ying Lee, Jyu-Horng Shieh
-
Patent number: 8823174Abstract: In a conventional electronic device and a method of manufacturing the same, reduction in cost of the electronic device is hindered because resin used in an interconnect layer on the solder ball side is limited. The electronic device includes an interconnect layer (a first interconnect layer) and an interconnect layer (a second interconnect layer). The second interconnect layer is formed on the undersurface of the first interconnect layer. The second interconnect layer is larger in area seen from the top than the first interconnect layer and is extended to the outside from the first interconnect layer.Type: GrantFiled: December 17, 2013Date of Patent: September 2, 2014Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Masaya Kawano, Koji Soejima
-
Patent number: 8785255Abstract: A substrate for mounting a semiconductor includes a first insulation layer having first and second surfaces on the opposite sides and having a penetrating hole penetrating through the first insulation layer, an electrode formed in the penetrating hole in the first insulation layer and having a protruding portion protruding from the second surface of the first insulation layer, a first conductive pattern formed on the first surface of the first insulation layer and connected to the electrode, a second insulation layer formed on the first surface of the first insulation layer and the first conductive pattern and having a penetrating hole penetrating through the second insulating layer, a second conductive pattern formed on the second insulation layer and for mounting a semiconductor element, and a via conductor formed in the penetrating hole in the second insulation layer and connecting the first and second conductive patterns.Type: GrantFiled: February 12, 2014Date of Patent: July 22, 2014Assignee: Ibiden Co., Ltd.Inventors: Toshiki Furutani, Daiki Komatsu, Masatoshi Kunieda, Naomi Fujita, Nobuya Takahashi
-
Patent number: 8779561Abstract: Disclosed herein is a Light Emitting Diode (LED) backlight unit without a Printed Circuit board (PCB). The LED backlight unit includes a chassis, insulating resin layer, and one or more light source modules. The insulating resin layer is formed on the chassis. The circuit patterns are formed on the insulating resin layer. The light source modules are mounted on the insulating resin layer and are electrically connected to the circuit patterns. The insulating resin layer has a thickness of 200 ?m or less, and is formed by laminating solid film insulating resin on the chassis or by applying liquid insulating resin to the chassis using a molding method employing spin coating or blade coating. Furthermore, the circuit patterns are formed by filling the engraved circuit patterns of the insulating resin layer with metal material.Type: GrantFiled: May 13, 2010Date of Patent: July 15, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Gi Ho Jeong, Si Young Yang, Jae Wook Kwon, Jeong Hoon Park, Hyun Ju Yi, Choon Keun Lee
-
Patent number: 8698303Abstract: A substrate for mounting a semiconductor includes a first insulation layer having first and second surfaces on the opposite sides and having a penetrating hole penetrating through the first insulation layer, an electrode formed in the penetrating hole in the first insulation layer and having a protruding portion protruding from the second surface of the first insulation layer, a first conductive pattern formed on the first surface of the first insulation layer and connected to the electrode, a second insulation layer formed on the first surface of the first insulation layer and the first conductive pattern and having a penetrating hole penetrating through the second insulating layer, a second conductive pattern formed on the second insulation layer and for mounting a semiconductor element, and a via conductor formed in the penetrating hole in the second insulation layer and connecting the first and second conductive patterns.Type: GrantFiled: September 30, 2011Date of Patent: April 15, 2014Assignee: Ibiden Co., Ltd.Inventors: Toshiki Furutani, Daiki Komatsu, Masatoshi Kunieda, Naomi Fujita, Nobuya Takahashi
-
Patent number: 8633108Abstract: A method for forming dual damascene structures in a semiconductor structure is disclosed. The method generally includes etching a substrate using a first hard mask to form a plurality of first trenches and vias, forming a set of first conductive lines and via interconnects, removing the first hard mask, etching the substrate using a second hard mask to form a plurality of second trenches and vias, and forming a set of second conductive lines and via interconnects. At least some of the first conductive lines are interspersed between some of the second conductive lines. A planarization process is used on the substrate after forming the first conductive lines and via interconnects before forming the second conductive lines and via interconnects.Type: GrantFiled: October 31, 2012Date of Patent: January 21, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chia-Ying Lee, Jyu-Horng Shieh
-
Patent number: 8633591Abstract: In a conventional electronic device and a method of manufacturing the same, reduction in cost of the electronic device is hindered because resin used in an interconnect layer on the solder ball side is limited. The electronic device includes an interconnect layer (a first interconnect layer) and an interconnect layer (a second interconnect layer). The second interconnect layer is formed on the undersurface of the first interconnect layer. The second interconnect layer is larger in area seen from the top than the first interconnect layer and is extended to the outside from the first interconnect layer.Type: GrantFiled: December 12, 2012Date of Patent: January 21, 2014Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Masaya Kawano, Koji Soejima
-
Patent number: 8508028Abstract: According to an embodiment, a chip package is provided, which includes: a substrate having a first surface and a second surface; a device region formed in the substrate; a passivation layer formed overlying the first surface of the substrate; at least a polymer planarization layer formed overlying the passivation layer; a package substrate disposed overlying the first surface of the substrate; and a spacer layer disposed between the package substrate and the passivation layer, wherein the spacer layer and the package substrate surround a cavity overlying the substrate, wherein the polymer planar layer does not extends to an outer edge of the spacer layer.Type: GrantFiled: July 15, 2011Date of Patent: August 13, 2013Inventors: Yu-Lung Huang, Yu-Ting Huang
-
Patent number: 8508037Abstract: A structure includes a hybrid substrate for supporting a semiconductive device that includes a bumpless build-up layer in which the semiconductive device is embedded and a laminated-core structure. The bumpless build-up layer and the laminated-core structure are rendered an integral apparatus by a reinforcement plating that connects to a plated through hole in the laminated-core structure and to a subsequent bond pad of the bumpless build-up layer structure.Type: GrantFiled: December 7, 2010Date of Patent: August 13, 2013Assignee: Intel CorporationInventors: Mathew J. Manusharow, Mark S. Hlad, Ravi K. Nalla
-
Patent number: 8492889Abstract: A semiconductor package includes a substrate, a first semiconductor chip module attached to the substrate, a conductive connection member attached to the first semiconductor chip module, and a second semiconductor chip module attached to the conductive connection member. The first and second semiconductor chip modules are formed to have step like shapes to and extend laterally in opposite directions so as to define a zigzag arrangement together.Type: GrantFiled: February 1, 2013Date of Patent: July 23, 2013Assignee: SK Hynix Inc.Inventors: Jae Myun Kim, Seung Jee Kim, Ki Bum Kim
-
Patent number: 8421213Abstract: A package structure includes a first carrier board provided with a through hole, at least a filling hole in communication with the through hole, a semiconductor chip received in the through hole, and a fastening member disposed in the filling hole and abutting against the semiconductor chip so as to secure the semiconductor chip in position, thereby preventing the semiconductor chip in the through hole from displacement under an external force.Type: GrantFiled: August 24, 2009Date of Patent: April 16, 2013Assignee: Unimicron Technology CorporationInventors: Shin-Ping Hsu, Zhao-Chong Zeng, Zhi-Hui Yang
-
Patent number: 8390114Abstract: A semiconductor package includes a substrate, a first semiconductor chip module attached to the substrate, a conductive connection member attached to the first semiconductor chip module, and a second semiconductor chip module attached to the conductive connection member. The first and second semiconductor chip modules are formed to have step like shapes to and extend laterally in opposite directions so as to define a zigzag arrangement together.Type: GrantFiled: July 14, 2010Date of Patent: March 5, 2013Assignee: SK Hynix Inc.Inventors: Jae Myun Kim, Seung Jee Kim, Ki Bum Kim
-
Patent number: 8358002Abstract: Embodiments of the present disclosure provide window ball grid array semiconductor packages. A semiconductor package includes a substrate having (i) a first surface, (ii) a second surface that is opposite to the first surface, and (iii) an opening formed between the first surface of the substrate and the second surface of the substrate. The semiconductor package further includes a semiconductor die having (i) a first surface and (ii) a second surface that is opposite to the first surface, the first surface of the semiconductor die being electrically coupled to the second surface of the substrate by one or more interconnect bumps; one or more bonding wires that electrically couple the first surface of the semiconductor die to the first surface of the substrate through the opening of the substrate; and a first electrically insulative structure disposed to substantially fill an area between the first surface of the semiconductor die, the second surface of the substrate, and the one or more interconnect bumps.Type: GrantFiled: December 15, 2010Date of Patent: January 22, 2013Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 8354301Abstract: Microdevices and methods for packaging microdevices. One embodiment of a packaged microdevice includes a substrate having a mounting area, contacts in the mounting area, and external connectors electrically coupled to corresponding contacts. The microdevice also includes a die located across from the mounting area and spaced apart from the substrate by a gap. The die has an integrated circuit and pads electrically coupled to the integrated circuit. The microdevice further includes first and second conductive elements in the gap that form interconnects between the contacts of the substrate and corresponding pads of the die. The first conductive elements are electrically connected to contacts on the substrate, and the second conductive elements are electrically coupled to corresponding pads of the die.Type: GrantFiled: January 10, 2011Date of Patent: January 15, 2013Assignee: Micron Technology, Inc.Inventors: Stuart L. Roberts, Tracy V. Reynolds, Rich Fogal, Matt E. Schwab
-
Patent number: 8354340Abstract: In a conventional electronic device and a method of manufacturing the same, reduction in cost of the electronic device is hindered because resin used in an interconnect layer on the solder ball side is limited. The electronic device includes an interconnect layer (a first interconnect layer) and an interconnect layer (a second interconnect layer). The second interconnect layer is formed on the undersurface of the first interconnect layer. The second interconnect layer is larger in area seen from the top than the first interconnect layer and is extended to the outside from the first interconnect layer.Type: GrantFiled: October 2, 2007Date of Patent: January 15, 2013Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Masaya Kawano, Koji Soejima
-
Patent number: 8093706Abstract: A mounting structure includes: at least one semiconductor device having solder bumps as outer terminals and a flexible wiring board with wiring formed thereon. The semiconductor device is structured to be wrapped by the flexible wiring board, the mounting structure is provided with outer electrodes on both sides of the flexible wiring board, one side being a side where outer terminals of the semiconductor device are formed, and the other side being an opposite side thereof. At least one wiring layer is formed on the flexible wiring board. A supporting member is provided covering side faces and a surface of the semiconductor device opposite to the side where the outer terminals are formed and protruding from the side faces of the semiconductor device and extending toward the surface on which the outer terminals are formed.Type: GrantFiled: March 24, 2009Date of Patent: January 10, 2012Assignee: NEC CorporationInventors: Shinji Watanabe, Takao Yamazaki
-
Patent number: 8035217Abstract: A transparent board is positioned on a support board provided with a positioning mark, and a release material is provided. A semiconductor element is then positioned so that the electrode element faces upward, and the support board is then removed. An insulating resin is then formed on the release material so as to cover the semiconductor element; and a via, a wiring layer, an insulation layer, an external terminal, and a solder resist are then formed. The transparent board is then peeled from the semiconductor device through the use of the release material. A chip can thereby be mounted with high precision, there is no need to provide a positioning mark during mounting of the chip on the substrate in the manufacturing process, and the substrate can easily be removed. As a result, a semiconductor device having high density and a thin profile can be manufactured at low cost.Type: GrantFiled: June 9, 2008Date of Patent: October 11, 2011Assignees: NEC Corporation, Renesas Electronics CorporationInventors: Kentaro Mori, Shintaro Yamamichi, Hideya Murai, Takuo Funaya, Masaya Kawano, Takehiko Maeda, Kouji Soejima
-
Patent number: 7944035Abstract: A semiconductor die has devices such as MOSgated devices, diodes and the like formed into the top and bottom surfaces of the die. One terminal of each of the devices terminal in the interior center of the die and a common contact is made to the interior center of the die at one edge of the die. Various packages for the die having a reduced foot print on a support substrate are disclosed.Type: GrantFiled: May 16, 2007Date of Patent: May 17, 2011Assignee: International Rectifier CorporationInventor: Igor Bol
-
Patent number: 7932589Abstract: A semiconductor device capable of wireless communication, which has high reliability in terms of resistance to external force, in particular, pressing force and can prevent electrostatic discharge in an integrated circuit without preventing reception of an electric wave. The semiconductor device includes an on-chip antenna connected to the integrated circuit and a booster antenna which transmits a signal or power included in a received electric wave to the on-chip antenna without contact. In the semiconductor device, the integrated circuit and the on-chip antenna are interposed between a pair of structure bodies formed by impregnating a fiber body with a resin. One of the structure bodies is provided between the on-chip antenna and the booster antenna. A conductive film having a surface resistance value of approximately 106 to 1014 ?/cm2 is formed on at least one surface of each structure body.Type: GrantFiled: July 21, 2008Date of Patent: April 26, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Kiyoshi Kato, Takaaki Koen, Yuto Yakubo, Makoto Yanagisawa, Hisashi Ohtani, Eiji Sugiyama, Nozomi Horikoshi
-
Patent number: 7919851Abstract: A laminated substrate and the semiconductor package utilizing the substrate are revealed. The laminated substrate primarily comprises a core layer, a first metal layer and a first solder mask disposed on the bottom surface of the core layer, and a second metal layer and a second solder mask disposed on the top surface of the core layer. The two solder masks have different CTEs to compensate potential substrate warpage caused by thermal stresses. Therefore, the manufacturing cost of the substrate can be reduced without adding extra stiffeners nor changing thicknesses of semiconductor packages to suppress substrate warpage during packaging processes. Especially, a die-attaching layer partially covers the second solder mask by printing and is planar after pre-curing for zero-gap die-attaching.Type: GrantFiled: June 5, 2008Date of Patent: April 5, 2011Assignee: Powertech Technology Inc.Inventor: Wen-Jeng Fan
-
Patent number: 7911037Abstract: A method and structure for creating embedded metal features includes embedded trace substrates wherein bias and signal traces are embedded in a first surface of the embedded trace substrate and extend into the body of the embedded trace substrate. The bias trace and signal trace trenches are formed into the substrate body using LASER ablation, or other ablation, techniques. Using ablation techniques to form the bias and signal trace trenches allows for extremely accurate control of the depth, width, shape, and horizontal displacement of the bias and signal trace trenches. As a result, the distance between the bias traces and the signal traces eventually formed in the trenches, and therefore the electrical properties, such as impedance and noise shielding, provided by the bias traces, can be very accurately controlled.Type: GrantFiled: August 5, 2009Date of Patent: March 22, 2011Assignee: Amkor Technology, Inc.Inventors: Ronald Patrick Huemoeller, Sukianto Rusli, David Jon Hiner, Nozad Osman Karim
-
Patent number: 7906842Abstract: There is provided a system-in-package (SiP), which includes a substrate obtained by cutting a wafer for each unit system; one or more first electronic devices mounted on the substrate by a heat radiation plate; a plurality of interlayer dielectrics sequentially formed on the substrate; and one or more second electronic devices buried between or in the interlayer dielectrics on the substrate. A heat sink may be additionally attached to the bottom surface of the substrate. In this case, a thermal conduction path including heat pipes connecting the heat radiation plate on the substrate and the heat sink is formed. In the SiP, various types of devices are buried at a wafer level, so that a more integrated semiconductor device is implemented corresponding to demand for a fine pitch. Further, the heat radiation of a device required in high-speed operation and high heat generation is maximized due to the multi-stepped heat radiation structure, and thus the operation of the device is more stabilized.Type: GrantFiled: July 26, 2007Date of Patent: March 15, 2011Assignee: NEPES CorporationInventor: Yun Mook Park
-
Patent number: 7902676Abstract: Provided is a stacked semiconductor device including a first flexible layer and a second flexible layer combined together, serving as a flexible substrate body being bent somewhere such that a surface of the first flexible layer itself is face-to-face clipped, two semiconductor chips each embedded in the flexible substrate body, and an adhesive layer sandwiched in a gap between the face-to-face surface of the first flexible layer. The active surface of each of the semiconductor chips has plurality of electrode pads thereon electrically connected to a first circuit layer on the second flexible layer. The semiconductor chips are stacked up and embedded in the flexible substrate body, thereby reducing package height to achieve miniaturization of electronic products. A method for fabricating the stacked semiconductor device is also provided.Type: GrantFiled: October 6, 2008Date of Patent: March 8, 2011Assignee: Unimicron Technology Corp.Inventor: Kan-Jung Chia
-
Patent number: 7880308Abstract: There is disclosed a semiconductor device comprising at least two substrates, at least one wiring being provided in each of the substrates, the substrates being stacked such that major surfaces on one side of each thereof oppose each other and the wirings being connected between the major surfaces, and a plurality of connecting portions being provided adjacent to each other while connected to each wiring on the major surfaces opposing each other, at least one of the connecting portions provided on the same major surface being formed smaller than the adjacent other connecting portion, the connecting portions being provided at positions opposing each other one to one on the major surface, the connecting portions being connected so that the wirings are connected between the major surfaces, one connecting portion of a pair of the connecting portions connected one to one being formed smaller than the other connecting portion.Type: GrantFiled: November 21, 2006Date of Patent: February 1, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Atsushi Yoshimura, Yoshiaki Sugizaki
-
Patent number: 7875974Abstract: To provide a stacked mounting structure in which the number of semiconductor chips that can be stacked is greater than conventionally, as well as a method for fabricating the same, each semiconductor chip has electrodes provided at least at one end in the stacked mounting structure, and a board holding the semiconductor chips at the one end is folded with at least two of the semiconductor chips being stacked so as to at least partially overlap with each other.Type: GrantFiled: December 17, 2008Date of Patent: January 25, 2011Assignee: Panasonic CorporationInventors: Manabu Gokan, Akihisa Nakahashi, Naoki Suzuki, Haneo Iwamoto, Satoru Yuhaku
-
Patent number: 7863728Abstract: A semiconductor module includes components in a plastic casing. The semiconductor module includes a plastic package molding compound and a semiconductor chip. Also provided in the module are a first principal surface including an upper side of the plastic package molding compound and at least one active upper side of the semiconductor chip, a second principal surface including a back side of the plastic package molding compound, and a multilayered conductor track structure disposed on the first principal surface and a second metal layer disposed on the second principal surface.Type: GrantFiled: October 9, 2007Date of Patent: January 4, 2011Assignee: Infineon Technologies AGInventors: Gottfried Beer, Christoph Kienmayer, Klaus Pressel, Werner Simbuerger
-
Patent number: 7799604Abstract: A semiconductor device includes a support body, a first substrate provided on a surface at one side of the support body, a second substrate provided on a surface at the other side of the support body, and a semiconductor chip provided on the first substrate exposed to an opening part piercing the support body and the second substrate. The first substrate includes a first dielectric layer and a wiring layer, a plurality of first electrodes connected to the semiconductor chip which first electrodes are provided on a first surface of the first substrate exposed to an inside of the opening part, and the second substrate includes a second dielectric layer made of a material substantially the same as the first dielectric layer.Type: GrantFiled: July 2, 2007Date of Patent: September 21, 2010Assignee: Fujitsu LimitedInventors: Tomoyuki Abe, Motoaki Tani
-
Patent number: 7786591Abstract: A cavity or die down ball grid array package includes an interposer substrate structure attached to the die. In an example, the interposer substrate reduces the interconnect length from a board to which the package mounts to power and ground pads on a top layer of the semiconductor or integrated circuit (IC) die. In this example, the interposer substrate also removes the requirement that power and ground pads be located on a periphery of the die. Power and ground pads can be located in an interior region on a top metal layer where they can be interconnected to the interposer substrate using electrically conductive bumps or wire bond(s).Type: GrantFiled: September 29, 2004Date of Patent: August 31, 2010Assignee: Broadcom CorporationInventors: Reza-ur Rahman Khan, Sam Ziqun Zhao
-
Patent number: 7777348Abstract: A semiconductor device comprises a package board, a first semiconductor chip which is rectangular in shape, has a plurality of first pads arranged along its short side and is placed on the package board, and a second semiconductor chip which is rectangular in shape, has a plurality of second pads arranged along its short side and is placed on the first semiconductor chip so that a vertex of the second semiconductor chip at which its long side and its short side along which no pads are arranged meet falls on a vertex of the first semiconductor chip at which its long side and its short side along which no pads are arranged, and the long sides of the first and second semiconductor chips intersect each other.Type: GrantFiled: December 19, 2007Date of Patent: August 17, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Chikaaki Kodama, Mikihiko Ito
-
Patent number: 7750449Abstract: Packaged semiconductor components having substantially rigid support member are disclosed. The packages can include a semiconductor die and a support member proximate to the semiconductor die. The support member is at least substantially rigid. The packages can further include an adhesive between the support member and the semiconductor die and adhesively attaching the support member to the semiconductor die. The packages can also include a substrate carrying the semiconductor die and the support member attached to the semiconductor die.Type: GrantFiled: March 13, 2007Date of Patent: July 6, 2010Assignee: Micron Technology, Inc.Inventors: Matt E. Schwab, J. Michael Brooks, David J. Corisis
-
Patent number: 7714446Abstract: A method of connecting elements such as semiconductor devices and a device having connected elements such as semiconductor devices. A first element having a first contact structure is bonded to a second element having a second contact structure. A single mask is used to form a via in the first element to expose the first contact and the second contact. The first contact structure is used as a mask to expose the second contact structure. A contact member is formed in contact with the first and second contact structures. The first contact structure may have an aperture or gap through which the first and second contact structures are connected. A back surface of the first contact structure may be exposed by the etching.Type: GrantFiled: March 10, 2008Date of Patent: May 11, 2010Assignee: Ziptronix, Inc.Inventor: Paul M. Enquist
-
Patent number: 7701045Abstract: The point-to-point interconnection system for stacked devices includes a device, a substrate, operational circuitry, at least three electrical contacts and a conductor. The substrate has opposing first and second surfaces. A first electrical contact is mechanically coupled to the first surface of the device and electrically coupled to the operational circuitry. The second electrical contact is mechanically coupled to the first surface. The third electrical contact is mechanically coupled to the second surface opposite the first electrical contact. The conductor electrically couples the second electrical contact to the third electrical contact.Type: GrantFiled: April 11, 2006Date of Patent: April 20, 2010Assignee: Rambus Inc.Inventors: Frederick A. Ware, Ely K. Tsern, Ian P. Shaeffer
-
Patent number: 7659623Abstract: An electronic component such as a semiconductor device is provided which is capable of preventing wiring breakage in a stress concentration region of surface layer wiring lines. In a semiconductor device provided with a support ball (5), no ordinary wiring line is formed in a region (7(A)) in the vicinity of the support ball (5) and a region (7(B)) at the end of the semiconductor chip facing the support ball (5), which are the stress concentration regions of the package substrate (2). Instead, a wiring line (6(C)) is formed away from these regions or a wide wiring line is formed in these regions.Type: GrantFiled: April 7, 2006Date of Patent: February 9, 2010Assignee: Elpida Memory, Inc.Inventors: Yuji Watanabe, Koji Hosokawa, Hisashi Tanie
-
Patent number: 7638875Abstract: A packaging structure including an interposer structure, a first electronic component, and a second electronic component is provided. The interposer structure includes a first dielectric layer, a plurality of contacts, a capacitive element, and an interconnection. The contacts are disposed on the upper and lower surfaces of the first dielectric layer and the capacitive element, which comprises two conductive layers and a second dielectric layer located among the layers, is embedded into the first dielectric layer. And the interconnection is embedded into the first dielectric layer, while the capacitive element electrically connects to the corresponding contacts through the interconnection. The first and the second electronic components are disposed respectively on the upper and bottom sides of the interposer structure and electrically connected to the corresponding contacts.Type: GrantFiled: April 11, 2007Date of Patent: December 29, 2009Assignee: Industrial Technology Research InstituteInventor: Chia-Wen Chiang
-
Patent number: 7629686Abstract: An apparatus for making a semiconductor assembly and, specifically, interconnecting a semiconductor die to a carrier substrate. The carrier substrate includes a first surface and a second surface with at least one opening therethrough. The die includes an active surface and a back surface, wherein the die is attached face down to the first surface of the carrier substrate with conductive bumps therebetween. In addition, a plurality of bond wires is attached through the at least one opening in the carrier substrate between the active surface of the die and the second surface of the carrier substrate. With this arrangement, both the conductive bumps and the bond wires share in the electrical interconnection between the die and the carrier substrate, thereby allowing more space for bond pads to interconnect with bond wires and/or allowing for smaller die sizes.Type: GrantFiled: September 20, 2006Date of Patent: December 8, 2009Assignee: Micron Technology, Inc.Inventor: Larry D. Kinsman
-
Patent number: 7595553Abstract: An advantage of the present invention is to suppress moisture infiltrating from a pad electrode portion from spreading over the surface of a wiring pattern and improve the reliability of a packaging board. The wiring pattern of the packaging board is formed on an insulating substrate and includes a wiring region, an electrode region (pad electrode) connected with a semiconductor device, and a boundary region provided between the wiring region and the electrode region. A gold plating layer is provided on the surface of the electrode region of the wiring pattern. The top surface of the boundary region of the wiring pattern is so formed as to be dented from the top surface of the wiring region of the wiring pattern, and there is provided a stepped portion in the boundary region.Type: GrantFiled: November 8, 2007Date of Patent: September 29, 2009Assignee: Sanyo Electric Co., Ltd.Inventors: Masayuki Nagamatsu, Ryosuke Usui
-
Patent number: 7589424Abstract: Embodiments of the invention provide a device with a die and a substrate having a similar coefficient of thermal expansion to that of the die. The substrate may comprise a silicon base layer. Build up layers may be formed on the side of the base layer further from the die.Type: GrantFiled: August 8, 2008Date of Patent: September 15, 2009Assignee: Intel CorporationInventors: Sriram Muthukumar, Devendra Natekar
-
Patent number: 7589398Abstract: A method and structure for creating embedded metal features includes embedded trace substrates wherein bias and signal traces are embedded in a first surface of the embedded trace substrate and extend into the body of the embedded trace substrate. The bias trace and signal trace trenches are formed into the substrate body using LASER ablation, or other ablation, techniques. Using ablation techniques to form the bias and signal trace trenches allows for extremely accurate control of the depth, width, shape, and horizontal displacement of the bias and signal trace trenches. As a result, the distance between the bias traces and the signal traces eventually formed in the trenches, and therefore the electrical properties, such as impedance and noise shielding, provided by the bias traces, can be very accurately controlled.Type: GrantFiled: October 4, 2006Date of Patent: September 15, 2009Assignee: Amkor Technology, Inc.Inventors: Ronald Patrick Huemoeller, Sukianto Rusli, David Jon Hiner, Nozad Osman Karim
-
Patent number: 7586182Abstract: Aspects of the subject matter described herein relate to a packaged semiconductor die which becomes a component of a finished multi-chip package. The packaged semiconductor die comprises a die substrate, a semiconductor package, and a sealant. The die substrate includes an insulating substrate and a circuit pattern formed on the insulating substrate. The semiconductor package has a semiconductor chip electrically coupled to the circuit pattern that is a known good package and is coupled to the die substrate. The sealant seals the semiconductor package. The packaged semiconductor die utilizes a known good package which has passed a series of package tests.Type: GrantFiled: November 28, 2005Date of Patent: September 8, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Duk Baek, Sun-Won Kang, Sang-Wook Park, Dong-Ho Lee, Jong-Joo Lee
-
Patent number: 7569920Abstract: An electronic component includes a vertical semiconductor power transistor and a further semiconductor device arranged on the transistor to form a stack. The first vertical semiconductor power transistor has a semiconductor body having a first side and a second side and device structures, at least one first electrode positioned on the first side and at least one second electrode positioned on the second side. The semiconductor body further has at least one electrically conductive via. The via extends from the first side to the second side of the semiconductor body and is galvanically isolated from the device structures of the semiconductor body and from the first electrode and the second electrode.Type: GrantFiled: May 10, 2006Date of Patent: August 4, 2009Assignee: Infineon Technologies AGInventors: Ralf Otremba, Klaus Schiess