With One-dimensional Charge Carrier Gas Channel (e.g., Quantum Wire Fet) (epo) Patents (Class 257/E29.245)
-
Publication number: 20120223288Abstract: An example embodiment relates to a transistor including a channel layer. A channel layer of the transistor may include a plurality of unit layers spaced apart from each other in a vertical direction. Each of the unit layers may include a plurality of unit channels spaced apart from each other in a horizontal direction. The unit channels in each unit layer may form a stripe pattern. Each of the unit channels may include a plurality of nanostructures. Each nanostructure may have a nanotube or nanowire structure, for example a carbon nanotube (CNT).Type: ApplicationFiled: November 14, 2011Publication date: September 6, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sun-kook Kim, Woong Choi, Sang-yoon Lee
-
Patent number: 8258499Abstract: A fabrication method is provided for a core-shell-shell (CSS) nanowire transistor (NWT). The method provides a cylindrical CSS nanostructure with a semiconductor core, an insulator shell, and a conductive shell. The CSS nanostructure has a lower hemicylinder overlying a substrate surface. A first insulating film is conformally deposited overlying the CSS nanostructure and anisotropically plasma etched. Insulating reentrant stringers are formed adjacent the nanostructure lower hemicylinder. A conductive film is conformally deposited and selected regions are anisotropically plasma etched, forming conductive film gate straps overlying a gate electrode in a center section of the CSS nanostructure. An isotropically etching removes the insulating reentrant stringers adjacent the center section of the CSS nanostructure, and an isotropically etching of the conductive shell overlying the S/D regions is performed. A screen oxide layer is deposited over the CSS nanostructure.Type: GrantFiled: March 17, 2011Date of Patent: September 4, 2012Assignee: Sharp Laboratories of America, Inc.Inventors: Mark A. Crowder, Yutaka Takafuji
-
Publication number: 20120217479Abstract: Nanowire-based field-effect transistors (FETs) and techniques for the fabrication thereof are provided. In one aspect, a FET is provided having a plurality of device layers oriented vertically in a stack, each device layer having a source region, a drain region and a plurality of nanowire channels connecting the source region and the drain region, wherein one or more of the device layers are configured to have a different threshold voltage from one or more other of the device layers; and a gate common to each of the device layers surrounding the nanowire channels.Type: ApplicationFiled: May 9, 2012Publication date: August 30, 2012Applicant: Internatiional Business Machines CorporationInventors: Josephine Chang, Paul Chang, Michael A. Guillorn, Jeffrey Sleight
-
Publication number: 20120217481Abstract: Nanowire-channel metal oxide semiconductor field effect transistors (MOSFETs) and techniques for the fabrication thereof are provided. In one aspect, a MOSFET includes a nanowire channel; a fully silicided gate surrounding the nanowire channel; and a raised source and drain connected by the nanowire channel. A method of fabricating a MOSFET is also provided.Type: ApplicationFiled: May 10, 2012Publication date: August 30, 2012Applicant: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Guy Cohen
-
Patent number: 8252636Abstract: A method of manufacturing at least one nanowire, the nanowire being parallel to its supporting substrate, the method including the formation on the supporting substrate of a structure comprising a bar and two regions, a first end of the bar being secured to one of the two regions and a second end of the bar being secured to the other region, the width of the bar being less than the width of the regions, the subjection of the bar to an annealing under gaseous atmosphere in order to transform the bar into a nanowire, the annealing being carried out under conditions allowing control of the sizing of the neck produced during the formation of the nanowire.Type: GrantFiled: November 7, 2008Date of Patent: August 28, 2012Assignee: Commissariat a l'Energie AtomiqueInventors: Erwan Dornel, Jean-Charles Barbe, Thomas Ernst
-
Publication number: 20120211727Abstract: The present invention relates to providing layers of different thickness on vertical and horizontal surfaces (15, 20) of a vertical semiconductor device (1). In particular the invention relates to gate electrodes and the formation of precision layers (28) in semiconductor structures comprising a substrate (10) and an elongated structure (5) essentially standing up from the substrate. According to the method of the invention the vertical geometry of the device (1) is utilized in combination with either anisotropic desposition or anisotropic removal of deposited material to form vertical or horizontal layers of very high precision.Type: ApplicationFiled: April 27, 2012Publication date: August 23, 2012Applicant: QuNano ABInventors: Jonas Ohlsson, Lars Samuelson, Erik Lind, Lars-Erik Wernersson, Truls Löwgren
-
Publication number: 20120211801Abstract: There is provided a normally-off group III nitride semiconductor device having a high breakdown field strength and minimal crystal defects, and a group III nitride laminated semiconductor wafer used to make the group III nitride semiconductor device. The group III nitride laminated semiconductor wafer 10 includes a substrate 27 which is made of AlN and has a main surface 27a along the c-axis of the AlN crystal, a first AlX1InY1Ga1-X1-Y1N layer 13 which is made of a group III nitride-based semiconductor containing Al and is provided on the main surface 27a, and a second AlX2InY2Ga1-X2-Y2N layer 15 which is provided on the main surface 27a, is made of a group III nitride-based semiconductor having a larger bandgap than the first AlX1InY1Ga1-X1-Y1N layer 13, and forms a heterojunction with the first AlX1InY1Ga1-X1-Y1N layer 13.Type: ApplicationFiled: August 23, 2010Publication date: August 23, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Shin Hashimoto, Katsushi Akita, Hideaki Nakahata, Hiroshi Amano
-
Patent number: 8247797Abstract: A field-effect transistor has at least one electrode disposed independently of source and drain electrodes and in direct contact with the surface of a semiconductor channel to form a schottky barrier, so that it is possible to easily control the schottky barrier.Type: GrantFiled: June 14, 2010Date of Patent: August 21, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Seung Hun Hong, Byeong Ju Kim, Moon Sook Lee
-
Publication number: 20120205627Abstract: A semiconductor circuit includes a plurality of semiconductor devices, each including a semiconductor islands having at least one electrical dopant atom and located on an insulator layer. Each semiconductor island is encapsulated by dielectric materials including at least one dielectric material portion. Conductive material portions, at least one of which abut two dielectric material portions that abut two distinct semiconductor islands, are located directly on the at least one dielectric material layer. At least one gate conductor is provided which overlies at least two semiconductor islands. Conduction across a dielectric material portion between a semiconductor island and a conductive material portion is effected by quantum tunneling. The conductive material portions and the at least one gate conductor are employed to form a semiconductor circuit having a low leakage current. A design structure for the semiconductor circuit is also provided.Type: ApplicationFiled: April 26, 2012Publication date: August 16, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Zhong-Xiang He, Qizhi Liu
-
Patent number: 8242485Abstract: Electronic devices having carbon-based materials and techniques for making contact to carbon-based materials in electronic devices are provided. In one aspect, a device is provided having a carbon-based material; and at least one electrical contact to the carbon-based material comprising a metal silicide, germanide or germanosilicide. The carbon-based material can include graphene or carbon nano-tubes. The device can further include a segregation region, having an impurity, separating the carbon-based material from the metal silicide, germanide or germanosilicide, wherein the impurity has a work function that is different from a work function of the metal silicide, germanide or germanosilicide. A method for fabricating the device is also provided.Type: GrantFiled: April 19, 2010Date of Patent: August 14, 2012Assignee: International Business Machines CorporationInventors: Josephine B. Chang, Christian Lavoie, Zhen Zhang
-
Patent number: 8242542Abstract: A semiconductor device includes a semiconductor island having at least one electrical dopant atom and encapsulated by dielectric materials including at least one dielectric material layer. At least two portions of the at least one dielectric material layer have a thickness less than 2 nm to enable quantum tunneling effects. A source-side conductive material portion and a drain-side conductive material portion abuts the two portions of the at least one dielectric material layer. A gate conductor is located on the at least one dielectric material layer between the source-side conductive material portion and the drain-side conductive material portion. The potential of the semiconductor island responds to the voltage at the gate conductor to enable or disable tunneling current through the two portions of the at least one dielectric material layer. Design structures for the semiconductor device are also provided.Type: GrantFiled: December 22, 2009Date of Patent: August 14, 2012Assignee: International Business Machines CorporationInventors: Zhong-Xiang He, Qizhi Liu
-
Publication number: 20120199808Abstract: The present invention provides a high voltage-resistant lateral double-diffused transistor based on a nanowire device, which relates to the field of microelectronics semiconductor devices.Type: ApplicationFiled: April 1, 2011Publication date: August 9, 2012Inventors: Ru Huang, Jibin Zou, Runsheng Wang, Gengyu Yang, Yujie Al, Jiewen Fan
-
Publication number: 20120199812Abstract: Silicon, silicon-germanium alloy, and germanium nanowire optoelectronic devices and methods for fabricating the same are provided. According to one embodiment, a P-I-N device is provided that includes a parallel array of intrinsic silicon, silicon-germanium or germanium nanowires located between a p+ contact and an n+ contact. In certain embodiments, the intrinsic silicon and germanium nanowires can be fabricated with diameters of less than 4.9 nm and 19 nm, respectively. In a further embodiment, vertically stacked silicon, silicon-germanium and germanium nanowires can be formed.Type: ApplicationFiled: October 6, 2010Publication date: August 9, 2012Applicant: UNIVERSITY OF FLORIDA RESEARCH FOUNDATION, INCORPORATEDInventors: Mehmet Onur Baykan, Toshikazu Nishida, Scott Emmet Thompson
-
Publication number: 20120187375Abstract: In one exemplary embodiment, a method includes: providing a semiconductor device having a substrate, a nanowire, a first structure and a second structure, where the nanowire is suspended between the first structure and the second structure, where the first structure and the second structure overly the substrate; and performing atomic layer deposition to deposit a film on at least a portion of the semiconductor device, where performing atomic layer deposition to deposit the film includes performing atomic layer deposition to deposit the film on at least a surface of the nanowire.Type: ApplicationFiled: January 25, 2011Publication date: July 26, 2012Applicant: International Business Machines CorporationInventors: Dechao Guo, Zhengwen Li, Kejia Wang, Zhen Zhang, Yu Zhu
-
Publication number: 20120187376Abstract: A tunnel field effect transistor is capable of operating at a low subthreshold and is able to be manufactured easily. The tunnel field effect transistor includes a group IV semiconductor substrate having a (111) surface and doped so as to have a first conductivity type, a group III-V compound semiconductor nanowire arranged on the (111) surface and containing a first region connected to the (111) surface and a second region doped so as to have a second conductivity type, a source electrode connected to the group IV semiconductor substrate; a drain electrode connected to the second region, and a gate electrode for applying an electric field to an interface between the (111) surface and the group III-V compound semiconductor nanowire, or an interface between the first region and the second region.Type: ApplicationFiled: September 29, 2010Publication date: July 26, 2012Inventors: Katsuhiro Tomioka, Takashi Fukui, Tomotaka Tanaka
-
Publication number: 20120181503Abstract: Disclosed are a method of fabricating a silicon quantum dot layer and a device manufactured using the same. A first capping layer is formed on a substrate, and a silicon-containing precursor layer is formed on the first capping layer. A second capping layer is formed on the silicon-containing precursor layer. The first capping layer, the silicon-containing precursor layer, and the second capping layer are irradiated to convert the silicon-containing precursor layer into a stack including a first poly-crystalline silicon layer, a silicon quantum dot layer on the first poly-crystalline silicon layer, and a second poly-crystalline silicon layer on the silicon quantum dot layer.Type: ApplicationFiled: September 19, 2011Publication date: July 19, 2012Inventors: Czang-Ho Lee, Joon-Young Seo, Dong-Jin Kim
-
Publication number: 20120181509Abstract: A graphene device structure and a method for manufacturing the same are provided. The graphene device structure comprises: a graphene layer; a gate region formed on the graphene layer; and a doped semiconductor region formed at one side of the gate region and connected with the graphene layer, wherein the doped semiconductor region is a drain region of the graphene device structure, and the graphene layer formed at one side of the gate region is a source region of the graphene device structure. The on/off ratio of the graphene device structure may be improved by the doped semiconductor region without increasing the band gaps of the graphene material, so that the applicability of the graphene material in CMOS devices may be enhanced without decreasing the carrier mobility of graphene materials and speed of the devices.Type: ApplicationFiled: February 23, 2011Publication date: July 19, 2012Inventors: Qingqing Liang, Zhi Jin, Wenwu Wang, Huicai Zhong, Huilong Zhu
-
Publication number: 20120168724Abstract: A method of manufacturing one or more graphene devices is disclosed. A thin film growth substrate is formed directly on a device substrate. Graphene is formed on the thin film growth substrate. A transistor is also disclosed, having a device substrate and a source supported by the device substrate. The transistor also has a drain separated from the source and supported by the device substrate. The transistor further has a single layer graphene (SLG) channel grown partially on and coupling the source and the drain. The transistor also has a gate aligned with the SLG channel, and a gate insulator between the gate and the SLG channel. Integrated circuits and other apparati having a device substrate, a thin film growth substrate formed directly on at least a portion of the device substrate, and graphene formed directly on at least a portion of the thin film growth substrate are also disclosed.Type: ApplicationFiled: July 21, 2010Publication date: July 5, 2012Applicant: CORNELL UNIVERSITYInventors: Jiwoong Park, Carlos Ruiz-Vargas, Mark Philip Levendorf, Lola Brown
-
Publication number: 20120168722Abstract: Graphene electronic devices may include a gate electrode on a substrate, a first gate insulating film covering the gate electrode, a plurality of graphene channel layers on the substrate, a second gate insulating film between the plurality of graphene channel layers, and a source electrode and a drain electrode connected to both edges of each of the plurality of graphene channel layers.Type: ApplicationFiled: September 6, 2011Publication date: July 5, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyun-jong Chung, Jae-hong Lee, Jae-ho Lee, Hyung-cheol Shin, Sun-ae Seo, Sung-hoon Lee, Jin-seong Heo, Hee-jun Yang
-
Patent number: 8212237Abstract: The present invention provides a nanostructured memory device comprising at least one semiconductor nanowire (3) forming a current transport channel, one or more shell layers (4) arranged around at least a portion of the nanowire (3), and nano-sized charge trapping centers (10) embedded in said one or more shell layers (4), and one or more gate electrodes (14) arranged around at least a respective portion of said one or more shell layers (4). Preferably said one or more shell layers (4) are made of a wide band gap material or an insulator. The charge trapping centers (10) may be charged/written by using said one or more gate electrodes (14) and a change in an amount of charge stored in one or more of the charge trapping centers (10) alters the conductivity of the nanowire (3).Type: GrantFiled: July 2, 2009Date of Patent: July 3, 2012Assignee: QuNano ABInventors: Lars Samuelson, Claes Thelander, Jonas Ohlsson, Anders Mikkelsen
-
Publication number: 20120153262Abstract: A process for forming a functionalized sensor for sensing a molecule of interest includes providing at least one single or multi-wall carbon nanotube having a first and a second electrode in contact therewith on a substrate; providing a third electrode including a decorating material on the substrate a predetermined distance from the at least one single or multi-wall carbon nanotube having a first and a second electrode in contact therewith, wherein the decorating material has a bonding affinity for a bioreceptors that react with the molecule of interest; and applying a voltage to the third electrode, causing the decorating material to form nanoparticles of the decorating material on the at least one single or multi-wall carbon nanotube.Type: ApplicationFiled: December 17, 2010Publication date: June 21, 2012Inventors: Makarand Paranjape, Jianyun Zhou
-
Publication number: 20120146000Abstract: A method for forming a nanowire field effect transistor (FET) device includes forming a nanowire on a semiconductor substrate, forming a first gate structure on a first portion of the nanowire, forming a first protective spacer adjacent to sidewalls of the first gate structure and over portions of the nanowire extending from the first gate structure, removing exposed portions of the nanowire left unprotected by the first spacer, and epitaxially growing a doped semiconductor material on exposed cross sections of the nanowire to form a first source region and a first drain region.Type: ApplicationFiled: February 14, 2012Publication date: June 14, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sarunya Bangsaruntip, Josephine B. Chang, Guy M. Cohen, Jeffrey W. Sleight
-
Patent number: 8193524Abstract: An electronic device and method of manufacturing the device. The device includes a semiconducting region, which can be a nanowire, a first contact electrically coupled to the semiconducting region, and at least one second contact capacitively coupled to the semiconducting region. At least a portion of the semiconducting region between the first contact and the second contact is covered with a dipole layer. The dipole layer can act as a local gate on the semiconducting region to enhance the electric properties of the device.Type: GrantFiled: September 22, 2009Date of Patent: June 5, 2012Assignee: International Business Machines CorporationInventors: Mikael T Bjoerk, Joachim Knoch, Heike E Riel, Walter Heinrich Riess, Heinz Schmid
-
Patent number: 8183104Abstract: An apparatus, system, and method for dual-channel FET devices is presented. In some embodiments, the nanowire FET device may include a first transistor on a substrate, where the first transistor includes a first group of nanowires made of silicon. The nanowire FET device may also include a second transistor on the same substrate, where the second transistor includes a second group of nanowires made of silicon-germanium.Type: GrantFiled: July 7, 2010Date of Patent: May 22, 2012Inventors: Christopher C. Hobbs, Kerem Akarvardar, Injo Ok
-
Patent number: 8178862Abstract: A junctionless metal-oxide-semiconductor transistor is described. In one aspect, a transistor device comprises a semiconductor material. The semiconductor material comprises first, second, and third portions. The second portion is located between the first and third portions. The first, second, and third portions are doped with dopants of the same polarity and the same concentration. The transistor device further comprises an electrode connected to the second portion. A current flows between the first and third portions when a voltage is applied to the electrode.Type: GrantFiled: April 2, 2010Date of Patent: May 15, 2012Assignee: University College Cork, National University of Ireland CorkInventor: Jean-Pierre Colinge
-
Patent number: 8158968Abstract: Methods and associated structures of forming microelectronic devices are described. Those methods may include method of forming a layered nanotube structure comprising a wetting layer disposed on a nanotube, a Shottky layer disposed on the wetting layer, a barrier layer disposed on the Shottky layer, and a matrix layer disposed on the barrier layer.Type: GrantFiled: March 21, 2007Date of Patent: April 17, 2012Assignee: Intel CorporationInventors: Nachiket Raravikar, Daewoong Suh, Chris Matayabas
-
Publication number: 20120074386Abstract: Techniques are disclosed for forming a non-planar quantum well structure. In particular, the quantum well structure can be implemented with group IV or III-V semiconductor materials and includes a fin structure. In one example case, a non-planar quantum well device is provided, which includes a quantum well structure having a substrate (e.g. SiGe or GaAs buffer on silicon), a IV or III-V material barrier layer (e.g., SiGe or GaAs or AlGaAs), and a quantum well layer. A fin structure is formed in the quantum well structure, and an interfacial layer provided over the fin structure. A gate metal can be deposited across the fin structure. Drain/source regions can be formed at respective ends of the fin structure.Type: ApplicationFiled: September 24, 2010Publication date: March 29, 2012Inventors: Willy Rachmady, Ravi Pillarisetty, Van H. Le, Robert Chau
-
Publication number: 20120068150Abstract: A method for forming a nanowire field effect transistor (FET) device including forming a first silicon on insulator (SOI) pad region, a second SOI pad region, a third SOI pad region, a first SOI portion connecting the first SOI pad region to the second SOI pad region, and a second SOI portion connecting the second SOI pad region to the third SOI pad region on a substrate, patterning a first hardmask layer over the second SOI portion, forming a first suspended nanowire over the semiconductor substrate, forming a first gate structure around a portion of the first suspended nanowire, patterning a second hardmask layer over the first gate structure and the first suspended nanowire, removing the first hardmask layer, forming a second suspended nanowire over the semiconductor substrate, forming a second gate structure around a portion of the second suspended nanowire, and removing the second hardmask layer.Type: ApplicationFiled: September 17, 2010Publication date: March 22, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sarunya Bangsaruntip, Guy M. Cohen, Shreesh Narasimha, Jeffrey W. Sleight
-
Publication number: 20120037880Abstract: A method for forming a nanowire field effect transistor (FET) device includes forming a nanowire over a semiconductor substrate, forming a gate stack around a portion of the nanowire, forming a capping layer on the gate stack, forming a spacer adjacent to sidewalls of the gate stack and around portions of nanowire extending from the gate stack, forming a hardmask layer on the capping layer and the first spacer, forming a metallic layer over the exposed portions of the device, depositing a conductive material over the metallic layer, removing the hardmask layer from the gate stack, and removing portions of the conductive material to define a source region contact and a drain region contact.Type: ApplicationFiled: August 16, 2010Publication date: February 16, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sarunya Bangsaruntip, Guy M. Cohen, Shreesh Narasimha, Jeffrey W. Sleight
-
Publication number: 20120025169Abstract: Transistors and methods for forming transistors from groups of nanostructures are disclosed herein. The transistor may be formed from an array of nanostructures that are grown vertically on a substrate. The nanostructures may have lower, middle and upper segments that may be formed with different materials and/or doping to achieve desired effects. Collectively, the lower segments may form the source or drain, with the middle segments collectively forming the channel. Alternatively, the lower segments could collectively form the emitter or collector, with the middle segments collectively forming the base. Transistor electrodes may be planar metal structures that surround sidewalls of the nanostructures. The transistors may be Field Effect Transistors (FETs) or bipolar junction transistors (BJTs). Heterojunction bipolar junction transistors (HBTs) and high electron mobility transistors (HEMTs) are possible.Type: ApplicationFiled: August 2, 2010Publication date: February 2, 2012Applicant: SUNDIODE INC.Inventors: Danny E. Mars, James C. Kim, Sungsoo Yi
-
Publication number: 20120028820Abstract: The present invention provides devices, methods and systems to selectively detect the binding of a molecular species to a biomolecule. In its olfactory sensing application, the hybrid sensor arrays of the present invention provide a high dimensional signature of odorants present that is also readily reversible, together enabling the identification and localization of a source analyte in the presence of the background odorant landscape inherent in a real-world setting.Type: ApplicationFiled: December 28, 2010Publication date: February 2, 2012Applicant: Nanosense Inc.Inventors: Paul A. Rhodes, Samuel M. Khamis
-
Patent number: 8106382Abstract: A source electrode 105 which is connected to a portion of at least one semiconductor nanostructure 103 among a plurality of semiconductor nanostructures, a drain electrode 106 connected to another portion of the semiconductor nanostructure 103, and a gate electrode 102 capable of controlling electrical conduction of the semiconductor nanostructure 103 are included. The semiconductor nanostructures 103 include a low concentration region 108 having a relatively low doping concentration and a pair of high concentration regions 107 having a higher doping concentration than that of the low concentration region 108 and being connected to both ends of the low concentration region 108.Type: GrantFiled: June 18, 2007Date of Patent: January 31, 2012Assignee: Panasonic CorporationInventors: Tohru Saitoh, Takahiro Kawashima
-
Publication number: 20120007051Abstract: Techniques for defining a damascene gate in nanowire FET devices are provided. In one aspect, a method of fabricating a FET device is provided including the following steps. A SOI wafer is provided having a SOI layer over a BOX. Nanowires and pads are patterned in the SOI layer in a ladder-like configuration. The BOX is recessed under the nanowires. A patternable dielectric dummy gate(s) is formed over the recessed BOX and surrounding a portion of each of the nanowires. A CMP stop layer is deposited over the dummy gate(s) and the source and drain regions. A dielectric film is deposited over the CMP stop layer. The dielectric film is planarized using CMP to expose the dummy gate(s). The dummy gate(s) is at least partially removed so as to release the nanowires in a channel region. The dummy gate(s) is replaced with a gate conductor material.Type: ApplicationFiled: July 6, 2010Publication date: January 12, 2012Applicant: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Guy Cohen, Michael A. Guillorn
-
Publication number: 20120007052Abstract: An apparatus, system, and method for dual-channel FET devices is presented. In some embodiments, the nanowire FET device may include a first transistor on a substrate, where the first transistor includes a first group of nanowires made of silicon. The nanowire FET device may also include a second transistor on the same substrate, where the second transistor includes a second group of nanowires made of silicon-germanium.Type: ApplicationFiled: July 7, 2010Publication date: January 12, 2012Inventors: Christopher C. Hobbs, Kerem Akarvardar, Injo OK
-
Publication number: 20110315953Abstract: A method of forming a semiconductor is provided and includes patterning a pad and a nanowire onto a wafer, the nanowire being substantially perpendicular with a pad sidewall and substantially parallel with a wafer surface and epitaxially growing on an outer surface of the nanowire a secondary layer of semiconductor material, which is lattice mismatched with respect to a material of the nanowire and substantially free of defects.Type: ApplicationFiled: June 28, 2010Publication date: December 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sarunya Bangsaruntip, Mikael Bjoerk, Guy M. Cohen, Heike E. Riel, Heinz Schmid
-
Publication number: 20110316565Abstract: A Schottky junction silicon nanowire field-effect biosensor/molecule detector with a nanowire thickness of 10 nanometer or less and an aligned source/drain workfunction for increased sensitivity. The nanowire channel is coated with a surface treatment to which a molecule of interest absorbs, which modulates the conductivity of the channel between the Schottky junctions sufficiently to qualitatively and quantitatively measure the presence and amount of the molecule.Type: ApplicationFiled: June 29, 2010Publication date: December 29, 2011Applicant: International Business Machines Corp.Inventors: Dechao Guo, Christian Lavoie, Christine Qiqing Ouyang, Yanning Sun, Zhen Zhang
-
Publication number: 20110315950Abstract: In one embodiment, a method of providing a nanowire semiconductor device is provided, in which the gate structure to the nanowire semiconductor device has a trapezoid shape. The method may include forming a trapezoid gate structure surrounding at least a portion of a circumference of a nanowire. The first portion of the trapezoid gate structure that is in direct contact with an upper surface of the nanowire has a first width and a second portion of the trapezoid gate structure that is in direct contact with a lower surface of the nanowire has a second width. The second width of the trapezoid gate structure is greater than the first width of the trapezoid gate structure. The exposed portions of the nanowire that are adjacent to the portion of the nanowire that the trapezoid gate structure is surrounding are then doped to provide source and drain regions.Type: ApplicationFiled: June 28, 2010Publication date: December 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey W. Sleight, Sarunya Bangsaruntip, Sebastian U. Engelmann, Ying Zhang
-
Publication number: 20110309330Abstract: One, groups of several or many parallel vertical quantum wires arranged as 2-dimensional array interconnecting the source and drain of a transistor, are modulated with respect to their quantum-mechanical conductivity via the strength of an applied field. The Ohmic resistance of the source-drain connection via the quantum wire array is in the conducting state practically zero and the quantum wire field effect transistor's response time is solely determined by the switching time of the gate-field, which can be magnetic, electric, electroacoustic or optical. Applications for large arrays (>1010 parallel QWs) is a power transistor, for small arrays (single or few parallel QWs) it is non-volatile information-storage e.g. mediated via ferromagnetic/ferroelectric layers and/or nanoparticles, where due to the properties of 1-dimensional quantized conductivity multi-level logic is realized.Type: ApplicationFiled: March 3, 2009Publication date: December 22, 2011Inventor: Frank M. Ohnesorge
-
Publication number: 20110309333Abstract: A method of forming a semiconductor device is provided, in which the dopant for the source and drain regions is introduced from a doped dielectric layer. In one example, a gate structure is formed on a semiconductor layer of an SOI substrate, in which the thickness of the semiconductor layer is less than 10 nm. A doped dielectric layer is formed over at least the portion of the semiconductor layer that is adjacent to the gate structure. The dopant from the doped dielectric layer is driven into the portion of the semiconductor layer that is adjacent to the gate structure. The dopant diffused into the semiconductor provides source and drain extension regions.Type: ApplicationFiled: June 21, 2010Publication date: December 22, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Bruce B. Doris, Balasubramanian S. Haran, Ali Khakifirooz, Ghavam G. Shahidi
-
Publication number: 20110278543Abstract: A method of modifying a wafer having semiconductor disposed on an insulator is provided and includes establishing first and second regions of the wafer with different initial semiconductor thicknesses, forming pairs of semiconductor pads connected via respective nanowire channels at each of the first and second regions and reshaping the nanowire channels into nanowires each having a respective differing thickness reflective of the different initial semiconductor thicknesses at each of the first and second regions.Type: ApplicationFiled: May 12, 2010Publication date: November 17, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sarunya Bangsaruntip, Guy M. Cohen, Amlan Majumdar, Jeffrey W. Sleight
-
Publication number: 20110278544Abstract: A method of modifying a wafer having a semiconductor disposed on an insulator is provided and includes forming pairs of semiconductor pads connected via respective nanowire channels at each of first and second regions with different initial semiconductor thicknesses and reshaping the nanowire channels into nanowires to each have a respective differing thickness reflective of the different initial semiconductor thicknesses.Type: ApplicationFiled: May 12, 2010Publication date: November 17, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sarunya Bangsaruntip, Guy M. Cohen, Jeffrey W. Sleight
-
Publication number: 20110278542Abstract: A tunnel field effect transistor (TFET) includes a source region, the source region comprising a first portion of a nanowire; a channel region, the channel region comprising a second portion of the nanowire; a drain region, the drain region comprising a portion of a silicon pad, the silicon pad being located adjacent to the channel region; and a gate configured such that the gate surrounds the channel region and at least a portion of the source region.Type: ApplicationFiled: May 11, 2010Publication date: November 17, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sarunya Bangsaruntip, Isaac Lauer, Amlan Majumdar, Jeffrey Sleight
-
Publication number: 20110272673Abstract: A method for forming a nanowire field effect transistor (FET) device includes depositing a first semiconductor layer on a substrate wherein a surface of the semiconductor layer is parallel to {110} crystalline planes of the semiconductor layer, epitaxailly depositing a second semiconductor layer on the first semiconductor layer, etching the first semiconductor layer and the second semiconductor layer to define a nanowire channel portion that connects a source region pad to a drain region pad, the nanowire channel portion having sidewalls that are parallel to {100} crystalline planes, and the source region pad and the drain region pad having sidewalls that are parallel to {110} crystalline planes, and performing an anisotropic etch that removes primarily material from {100} crystalline planes of the first semiconductor layer such that the nanowire channel portion is suspended by the source region pad and the drain region pad.Type: ApplicationFiled: May 10, 2010Publication date: November 10, 2011Applicant: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Guy M. Cohen, Jeffrey W. Sleight
-
Publication number: 20110269629Abstract: Partially or fully saturated doped graphene materials are found to be superconducting. The saturation is with hydrogen or halogen. Doping is performed by substitution of carbon atoms or by applying an electric field. Diamond nano-rods are also found to be superconducting. These materials can be used in electronic devices having a gate.Type: ApplicationFiled: February 2, 2011Publication date: November 3, 2011Applicant: ISIS INNOVATION LIMITEDInventors: Feliciano Giustino, Andrea C. Ferrari, Gianluca Savini
-
Patent number: 8049203Abstract: The present invention relates to semiconductor devices comprising semiconductor nanoelements. In particular the invention relates to devices having a volume element having a larger diameter than the nanoelement arranged in epitaxial connection to the nanoelement. The volume element is being doped in order to provide a high charge carrier injection into the nanoelement and a low access resistance in an electrical connection. The nanoelement may be upstanding from a semiconductor substrate. A concentric layer of low resistivity material forms on the volume element forms a contact.Type: GrantFiled: June 15, 2007Date of Patent: November 1, 2011Assignee: QuNano ABInventors: Lars Ivar Samuelson, Patrik Svensson, Jonas Ohlsson, Truls Lowgren
-
Publication number: 20110260775Abstract: A nanoscale variable resistor including a metal nanowire as an active element, a dielectric, and a gate. By selective application of a gate voltage, stochastic transitions between different conducting states, and even length, of the nanowire can be induced and with a switching time as fast as picoseconds. With an appropriate choice of dielectric, the transconductance of the device, which may also be considered an “electromechanical transistor,” is shown to significantly exceed the conductance quantum G0=2e2/h.Type: ApplicationFiled: June 25, 2008Publication date: October 27, 2011Inventors: Jerome Alexandre Bürki, Charles Allen Stafford, Daniel L. Stein
-
Publication number: 20110253980Abstract: Electronic devices having carbon-based materials and techniques for making contact to carbon-based materials in electronic devices are provided. In one aspect, a device is provided having a carbon-based material; and at least one electrical contact to the carbon-based material comprising a metal silicide, germanide or germanosilicide. The carbon-based material can include graphene or carbon nano-tubes. The device can further include a segregation region, having an impurity, separating the carbon-based material from the metal silicide, germanide or germanosilicide, wherein the impurity has a work function that is different from a work function of the metal silicide, germanide or germanosilicide. A method for fabricating the device is also provided.Type: ApplicationFiled: April 19, 2010Publication date: October 20, 2011Applicant: International Business Machines CorporationInventors: Josephine B. Chang, Christian Lavoie, Zhen Zhang
-
Publication number: 20110253982Abstract: Embodiments of the invention provide a method for direct heteroepitaxial growth of vertical III-V semiconductor nanowires on a silicon substrate. The silicon substrate is etched to substantially completely remove native oxide. It is promptly placed in a reaction chamber. The substrate is heated and maintained at a growth temperature. Group III-V precursors are flowed for a growth time. Preferred embodiment vertical Group III-V nanowires on silicon have a core-shell structure, which provides a radial homojunction or heterojunction. A doped nanowire core is surrounded by a shell with complementary doping. Such can provide high optical absorption due to the long optical path in the axial direction of the vertical nanowires, while reducing considerably the distance over which carriers must diffuse before being collected in the radial direction. Alloy composition can also be varied. Radial and axial homojunctions and heterojunctions can be realized. Embodiments provide for flexible Group III-V nanowire structures.Type: ApplicationFiled: October 28, 2009Publication date: October 20, 2011Applicant: THE REGENTS OF THE UNIVERSITY OF CALIFORNIAInventors: Deli Wang, Cesare Soci, Xinyu Bao, Wei Wei, Yi Jing, Ke Sun
-
Publication number: 20110253970Abstract: Disclosed are fully transparent nanowire transistors having high field-effect mobilities. The fully transparent nanowire transistors disclosed herein include one or more nanowires, a gate dielectric prepared from a transparent inorganic or organic material, and transparent source, drain, and gate contacts fabricated on a transparent substrate. The fully transparent nanowire transistors disclosed herein also can be mechanically flexible.Type: ApplicationFiled: March 21, 2011Publication date: October 20, 2011Inventors: Tobin J. Marks, David B. Janes, Sanghyun Ju, Peide Ye, Chongwu Zhou, Antonio Facchetti
-
Patent number: 8022393Abstract: The disclosure pertains to a method for making a nanoscale filed effect transistor structure on a semiconductor substrate. The method comprises disposing a mask on a semiconductor upper layer of a multi-layer substrate, and removing areas of the upper layer not covered by the mask in a nanowire lithography process. The mask includes two conductive terminals separated by a distance, and a nanowire in contact with the conductive terminals across the distance. The nanowire lithography may be carried out using a deep-reactive-ion-etching, which results in an integration of the nanowire mask and the underlying semiconductor layer to form a nanoscale semiconductor channel for the field effect transistor.Type: GrantFiled: July 29, 2008Date of Patent: September 20, 2011Assignee: Nokia CorporationInventor: Alan Colli