L-c Type Oscillators Patents (Class 331/167)
-
Patent number: 11817865Abstract: An oscillator is provided. The oscillator includes two reverse amplification elements, and each of the reverse amplification elements forms a self-feedback structure by using an inductor. Output ends of the two reverse amplification elements are coupled to each other by using one or more inductors, and input ends of the two reverse amplification elements are coupled to each other by using a capacitor. A capacitance value of the capacitor may be adjusted, to change an oscillation frequency of a differential output oscillation signal output by the oscillator.Type: GrantFiled: July 17, 2022Date of Patent: November 14, 2023Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventor: Huancheng You
-
Patent number: 11757407Abstract: An electronic device may include a transceiver with mixer circuitry that up-converts or down-converts signals based on a voltage-controlled oscillator (VCO) signal. The transceiver circuitry may include first, second, third, and fourth VCOs. Each VCO may include a VCO core that receives a control voltage and an inductor coupled to the VCO core. Fixed linear capacitors may be coupled between the VCO cores. A switching network may be coupled between the VCOs. Control circuitry may place the VCO circuitry in one of four different operating modes and may switch between the operating modes to selectively control current direction in each of the inductors. The VCO circuitry may generate the VCO signal within a respective frequency range in each of the operating modes. The VCO circuitry may exhibit a relatively wide frequency range across all of the operating modes while introducing minimal phase noise to the system.Type: GrantFiled: August 31, 2022Date of Patent: September 12, 2023Assignee: Apple Inc.Inventors: Abbas Komijani, Hongrui Wang, Sohrab Emami-Neyestanak
-
Patent number: 11671054Abstract: An adiabatic resonator, an adiabatic oscillator, and an adiabatic oscillator system are disclosed. An adiabatic system is one that ideally transfers no heat outside of the system, thereby reducing the required operating power. The adiabatic resonator, which includes a plurality of tank circuits, acts as an energy reservoir, the missing aspect of previously attempted adiabatic computational systems. By using the adiabatic resonator as a feedback element with an amplifier, an adiabatic oscillator is formed. An adiabatic oscillator system is formed with a primary adiabatic oscillator feeding a plurality of secondary adiabatic oscillators. In this manner, the adiabatic oscillator system may be used to generate the multiple clock signals required of adiabatic computational logic elements, such as Split-level Charge Recovery Logic and 2-Level Adiabatic Logic.Type: GrantFiled: August 19, 2021Date of Patent: June 6, 2023Assignee: National Technology & Engineering Solutions of Sandia, LLCInventors: Robert W. Brocato, Michael P. Frank
-
Patent number: 11552595Abstract: Networks of superharmonic injection-locked (SHIL) electronic oscillators can be used to emulate Ising machines for solving difficult computational problems. The oscillators can be simulated or implemented in hardware (e.g., with LC oscillators) and are coupled to each other with links whose connection strengths are weighted according to the problem being solved. The oscillators' phases may be measured with respect to reference signal(s) from one or more reference oscillators, each of which emits a reference signal but does not receive input from any other oscillator. Sparsely connected networks of SHIL oscillators and reference oscillators can be used as Viterbi decoders that do not suffer from the information bottleneck between logic computational blocks and memory in digital computing systems.Type: GrantFiled: August 31, 2020Date of Patent: January 10, 2023Assignee: Massachusetts Institute of TechnologyInventors: Jeffrey Chou, Suraj Deepak Bramhavar, Christopher Roberts, Christopher A. D. Roeser, Siddhartha Ghosh
-
Patent number: 11316473Abstract: A band-pass filter (BPF) includes a pair of coupled transformers including first through fourth conductive structures. The first conductive structure includes a first terminal and two first extending portions extending from the first terminal and configured as primary windings. The second conductive structure includes a second terminal and two second extending portions extending from the second terminal. A first via connects the third conductive structure to a first one of the two second extending portions, the third conductive structure and the first one of the two second extending portions thereby being configured as a first secondary winding. A second via connects the fourth conductive structure to a second one of the two second extending portions, the fourth conductive structure and the second one of the two second extending portions thereby being configured as a second secondary winding.Type: GrantFiled: February 11, 2021Date of Patent: April 26, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chi-Hsien Lin, Ho-Hsiang Chen, Hsien-Yuan Liao, Tzu-Jin Yeh, Ying-Ta Lu
-
Patent number: 11290087Abstract: Methods and devices providing Positive Logic biasing schemes for use in a digitally tuning capacitor in an integrated circuit device are described. The described methods can be used in integrated circuits with stringent requirements in terms of switching time, power handling, noise sensitivity and power consumption. The described devices include DC blocking capacitors arranged in series with stacked switches coupled to RF nodes. The stacked FET switches receive non-negative supply voltages through their drains and gates during the ON and OFF states to adjust the capacitance between the two nodes.Type: GrantFiled: October 15, 2019Date of Patent: March 29, 2022Assignee: pSemi CorporationInventor: Tero Tapio Ranta
-
Patent number: 11271525Abstract: Inductor-capacitor oscillators and common mode resonators are provided. The inductor-capacitor oscillator includes a first transistor, a second transistor, an inductor, a first capacitor, a second capacitor, a first winding, and a second winding. The first transistor has a first terminal, a second terminal, and a third terminal. The second transistor has a fourth terminal, a fifth terminal and a sixth terminal. The first, second and third terminals are electrically connected to the fifth, fourth and sixth terminals, respectively. The first capacitor and the inductor are coupled between the first terminal and the fourth terminal. The second capacitor is coupled between the third terminal and a reference voltage. The first winding is coupled between the third terminal and the reference voltage. The second winding is coupled between the third terminal and the reference voltage. The first winding and the second winding are symmetric to each other.Type: GrantFiled: August 4, 2020Date of Patent: March 8, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Yung-Chung Chen
-
Patent number: 11271524Abstract: A resonant tank includes a first capacitor formed on a semiconductor substrate, a first inductor formed on the semiconductor substrate, a second capacitor formed on the semiconductor substrate, and a second inductor formed on the semiconductor substrate. The first capacitor, the first inductor, the second capacitor, and the second inductor are connected in a ring configuration, with each capacitor connected between a pair of the inductors and with each inductor connected between a pair of the capacitors. An amplifier circuit is coupled to the resonant tank and configured to amplify a signal in the resonant tank.Type: GrantFiled: February 15, 2021Date of Patent: March 8, 2022Assignee: FUTUREWEI TECHNOLOGIES, INC.Inventors: Michael Bushman, James Caldwell
-
Patent number: 11228280Abstract: A device includes a MEMS resonator and oscillator circuit coupled to the MEMS resonator. The circuit includes a first transistor having a first control terminal and first and second current terminals, and a second transistor having a second control terminal and third and fourth current terminals. The circuit includes a resonator coupling network configured to inductively couple MEMS resonator terminals to the first and third current terminals, and to couple the first and third current terminals. The circuit includes a control terminal coupling network configured to couple the first and second control terminals, and to reduce a voltage swing at the first and second control terminals relative to a voltage swing at the first and third current terminals. The circuit includes a second terminal coupling network configured to couple the second and fourth current terminals. A second terminal coupling network resonant frequency is approximately that of MEMS resonator.Type: GrantFiled: February 1, 2021Date of Patent: January 18, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Bichoy Bahr, Sachin Kalia, Swaminathan Sankaran
-
Patent number: 11190134Abstract: A voltage controlled oscillator includes a resonator and an amplifier. The resonator includes a capacitive element and an inductive element. The inductive element has a plurality of conductive segments forming a physical loop. The inductive element has electrical connections on the physical loop to the plurality of conductive segments forming at least one electrical loop disposed within an interior space formed by the physical loop. The amplifier has an input and an output, the input coupled to a first conductive segment forming a first impedance and the output coupled to a second conductive segment forming a second impedance.Type: GrantFiled: June 14, 2019Date of Patent: November 30, 2021Assignee: Futurewei Technologies, Inc.Inventors: Michael L. Bushman, Charles J. Duey, James W. Caldwell
-
Patent number: 11152891Abstract: An inductor-capacitor (LC) oscillator with an embedded second harmonic filter and an associated dual core oscillator are provided. The LC oscillator includes a first transistor, a second transistor, a first part-one inductor, a second part-one inductor, a part-one capacitor, a part-two inductor and at least one part-two capacitor. A first end of the first part-one inductor and a first end of the second part-one inductor are coupled to gate terminals of the second transistor and the first transistor, respectively. The part-one capacitor is coupled between the first end of the first part-one inductor and the first end of the second part-one inductor. The part-two inductor is coupled between a second end of the first part-one inductor and a second end of the second part-one inductor. The at least one part-two capacitor is coupled to drain terminals of the first transistor and the second transistor.Type: GrantFiled: December 7, 2020Date of Patent: October 19, 2021Assignee: MEDIATEK INC.Inventors: Hao-Wei Huang, Ang-Sheng Lin, Wei-Hao Chiu
-
Patent number: 11107808Abstract: A 3D semiconductor device including: a first level, where the first level includes a first layer and first transistors, and where the first level includes a second layer including first interconnections; a second level overlaying the first level, where the second level includes a third layer, the third layer including second transistors, and where the second level includes a fourth layer, the fourth layer including second interconnections; a plurality of connection paths, where the plurality of connection paths provides connections from a plurality of the first transistors to a plurality of the second transistors, where the second level is bonded to the first level, where the bonded includes oxide to oxide bond regions, where the bonded includes metal to metal bond regions, where the second level includes at least one memory array, where the third layer includes crystalline silicon; and where the second level includes at least one SerDes circuit.Type: GrantFiled: May 1, 2021Date of Patent: August 31, 2021Assignee: MONOLITHIC 3D INC.Inventors: Zvi Or-Bach, Brian Cronquist
-
Patent number: 11038459Abstract: Temperature compensated oscillators are provided. The oscillator comprises an oscillator circuit and a temperature compensation module. The temperature compensation module reduces temperature induced errors in the frequency of oscillation of the oscillator by providing a temperature compensation signal to the oscillator circuit based on a temperature sensor output. The temperature compensation module comprises a low pass filter configured to reduce noise in the temperature compensation signal. The low pass filter is such that, using Laplace representations of transfer functions, the transfer function H(s) of the filter is equivalent to the transfer function of a closed loop configuration in which a module having an open loop transfer function G(s) is configured to generate an output from the closed loop configuration by applying the open loop transfer function G(s) to an error between an input to the closed loop configuration and the output from the closed loop configuration.Type: GrantFiled: July 23, 2020Date of Patent: June 15, 2021Assignee: eoSemi LimitedInventors: Iwan Gwynfor Evans, George Hedley Storm Rokos
-
Patent number: 10958214Abstract: A voltage controlled oscillator (VCO), a method of designing a voltage controlled oscillator, and a design structure comprising a semiconductor substrate including a voltage controlled oscillator are disclosed. In one embodiment, the VCO comprises an LC tank circuit for generating an oscillator output at an oscillator frequency, and an oscillator core including cross-coupled semiconductor devices to provide feedback to the tank circuit. The VCO further comprises a supply node, a tail node, and a noise by-pass circuit connected to the supply and tail nodes, in parallel with the tank circuit and the oscillator core. The by-pass circuit forms a low-impedance path at a frequency approximately twice the oscillator frequency to at least partially immunize the oscillator core from external noise and to reduce noise contribution from the cross-coupled semiconductor devices.Type: GrantFiled: April 3, 2020Date of Patent: March 23, 2021Assignee: International Business Machines CorporationInventors: Alberto Valdes-Garcia, Bodhisatwa Sadhu
-
Patent number: 10931230Abstract: A voltage-controlled oscillator (VCO) includes a power supply node configured to have a power supply voltage. A reference node is configured to have a reference voltage. A transformer-coupled band-pass filter (BPF) is coupled to a pair of transistors. The pair of transistors and the transformer-coupled band-pass filter are positioned between the power supply node and the reference node.Type: GrantFiled: June 5, 2019Date of Patent: February 23, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chi-Hsien Lin, Ho-Hsiang Chen, Hsien-Yuan Liao, Tzu-Jin Yeh, Ying-Ta Lu
-
Patent number: 10826432Abstract: An oscillator circuit (10) for generating quadrature-related first and second oscillation signals having equal frequencies comprises a first oscillation circuit (VCO_I) configured to generate the first oscillation signal having a first controllable frequency, a second oscillation circuit (VCO_Q) configured to generate the second oscillation signal having a second controllable frequency; and a controller (100) configured to enable and disable oscillation of the first and second oscillation circuits (VCO_I, VCO_Q) and to control the first and second controllable frequencies, such that when the oscillation is enabled, the first and second controllable frequencies are controlled to be initially unequal and then to become equal.Type: GrantFiled: January 4, 2017Date of Patent: November 3, 2020Assignee: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)Inventors: Filip Oredsson, Andreas Mårtensson, Sven Mattisson
-
Patent number: 10693416Abstract: A system for entraining an oscillator ensemble is disclosed that includes a plurality of oscillators in an entrained phase pattern. The system includes an entrainment device operatively coupled to each non-linear oscillator of the oscillator ensemble, and the entrainment control device is configured to deliver a 2?-periodic control signal v(?) to all oscillators of the plurality of oscillators to induce the entrained phase pattern.Type: GrantFiled: February 17, 2017Date of Patent: June 23, 2020Assignee: Washington UniversityInventors: Jr-Shin Li, Anatoly Zlotnik
-
Patent number: 10659011Abstract: A low noise amplifier is provided. The low noise amplifier includes an input port, an output port, an inverter, a plurality of switched-capacitor units and a feedback inductor. The inverter is electrically connected between the input port and the output port. Each of the plural switched-capacitor units is electrically connected with the inverter in parallel and includes a switch and a capacitor connected in series. The feedback inductor is electrically connected with the inverter in parallel.Type: GrantFiled: October 22, 2018Date of Patent: May 19, 2020Assignee: DELTA ELECTRONICS INT'L (SINGAPORE) PTE LTDInventors: Kaituo Yang, Chirn Chye Boon, Devrishi Khanna, Jack Sheng Kee
-
Patent number: 10579583Abstract: A random number signal generator used for performing dropout or weight initialization for a node in a neural network. The random number signal generator includes a transistor which generates a random noise signal. The transistor includes a substrate, source and drain regions formed in the substrate, a first insulating layer formed over a channel of the transistor, a first trapping layer formed over the first insulating layer, a second insulating layer formed over the first trapping layer, and a second trapping layer formed over the second insulating layer. One or more traps in the first and second trapping layers are configured to capture or release one or more carriers flowing through the channel region. The random noise signal is generated as a function of one or more carrier being captured or released by the one or more traps.Type: GrantFiled: August 9, 2016Date of Patent: March 3, 2020Assignee: International Business Machines CorporationInventors: Chia-Yu Chen, Pierce I-Jen Chuang, Li-Wen Hung, Jui-Hsin Lai
-
Patent number: 10574183Abstract: A voltage controlled oscillator (VCO), a method of designing a voltage controlled oscillator, and a design structure comprising a semiconductor substrate including a voltage controlled oscillator are disclosed. In one embodiment, the VCO comprises an LC tank circuit for generating an oscillator output at an oscillator frequency, and an oscillator core including cross-coupled semiconductor devices to provide feedback to the tank circuit. The VCO further comprises a supply node, a tail node, and a noise by-pass circuit connected to the supply and tail nodes, in parallel with the tank circuit and the oscillator core. The by-pass circuit forms a low-impedance path at a frequency approximately twice the oscillator frequency to at least partially immunize the oscillator core from external noise and to reduce noise contribution from the cross-coupled semiconductor devices.Type: GrantFiled: August 1, 2018Date of Patent: February 25, 2020Assignee: International Business Machines CorporationInventors: Alberto Valdes-Garcia, Bodhisatwa Sadhu
-
Patent number: 10559419Abstract: An inductor arrangement has a first inductor structure having one or more inductors at least partially on a first layer and a second inductor structure having one or more inductors at least partially on a second layer. The inductors are arranged such that currents induced by an external magnetic field are substantially cancelled in at least one of the first inductor structure and the second inductor structure. The, or each, inductor of the second inductor structure overlaps, at least partially, the, or each, inductor of the first inductor structure. An oscillator circuit having an inductor arrangement is also presented.Type: GrantFiled: May 18, 2018Date of Patent: February 11, 2020Assignee: Dialog Semiconductor B.V.Inventors: Thomas Dekker, Mark Oude Alink
-
Patent number: 10476484Abstract: Methods and devices providing Positive Logic biasing schemes for use in a digitally tuning capacitor in an integrated circuit device are described. The described methods can be used in integrated circuits with stringent requirements in terms of switching time, power handling, noise sensitivity and power consumption. The described devices include DC blocking capacitors arranged in series with stacked switches coupled to RF nodes. The stacked FET switches receive non-negative supply voltages through their drains and gates during the ON and OFF states to adjust the capacitance between the two nodes.Type: GrantFiled: January 15, 2018Date of Patent: November 12, 2019Assignee: pSemi CorporationInventor: Tero Tapio Ranta
-
Patent number: 10418938Abstract: A voltage-controlled oscillator, including a voltage-controlled LC resonator including at least one first output node; an amplifier including at least one first dual-gate MOS transistor including first and second gates, coupling the first output node to a second node of application of a reference potential; and a regulation circuit capable of applying to the second gate of the first transistor a bias voltage variable according to the amplitude of the oscillations of a signal delivered on the first output node of the oscillator.Type: GrantFiled: March 1, 2017Date of Patent: September 17, 2019Assignee: COMMISSARIAT Á L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Baudouin Martineau, José-Luis Gonzalez Jimenez, Aurélien Larie
-
Patent number: 10374549Abstract: Variable frequency oscillators allowing wide tuning range and low phase noise is disclosed. In an illustrative embodiment, a first transistor has a first terminal (e.g. collector) connected to a reference voltage, and a second terminal (e.g. emitter) connected to a first terminal of a first current source and to ground. The first transistor further has a third terminal connected to a first inductor and to a first capacitor connected to the emitter of the first transistor and also to a second capacitor connected to ground. A second transistor is similarly constructed. In order to achieve a variable frequency oscillation between the emitters of the two transistors, a variable tank capacitor is connected between the inductors, forming a circuit connecting in series all passive components composing the LC tank, masking most of parasitic capacitances.Type: GrantFiled: January 5, 2017Date of Patent: August 6, 2019Assignee: SDRF EURLInventors: Biagio Bisanti, Eric Duvivier, Lorenzo Carpineto, Stefano Cipriani, Francesco Coppola, Gianni Puccio, Rémi Artinian, Francois Marot, Vanessa Bedero, Lysiane Koechlin
-
Patent number: 10291179Abstract: An oscillator includes an oscillator circuit and a voltage circuit. The oscillator circuit includes a first transistor. The voltage circuit is configured to, in a small signal mode, provide a voltage swing at a source of the first transistor, a gate-to-source voltage of the first transistor being associated with whether the oscillator is able to generate an oscillator signal.Type: GrantFiled: December 20, 2016Date of Patent: May 14, 2019Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Chao-Chieh Li, Robert Bogdan Staszewski
-
Patent number: 10224872Abstract: A voltage controlled oscillator (VCO), a method of designing a voltage controlled oscillator, and a design structure comprising a semiconductor substrate including a voltage controlled oscillator are disclosed. In one embodiment, the VCO comprises an LC tank circuit for generating an oscillator output at an oscillator frequency, and an oscillator core including cross-coupled semiconductor devices to provide feedback to the tank circuit. The VCO further comprises a supply node, a tail node, and a noise by-pass circuit connected to the supply and tail nodes, in parallel with the tank circuit and the oscillator core. The by-pass circuit forms a low-impedance path at a frequency approximately twice the oscillator frequency to at least partially immunize the oscillator core from external noise and to reduce noise contribution from the cross-coupled semiconductor devices.Type: GrantFiled: April 7, 2016Date of Patent: March 5, 2019Assignee: International Business Machines CorporationInventors: Alberto Valdes-Garcia, Bodhisatwa Sadhu
-
Patent number: 10008774Abstract: A method and apparatus for processing a terahertz frequency electromagnetic beam are disclosed. For example, the method receives the terahertz frequency electromagnetic beam via a metamaterial having a plurality of addressable magnetic elements, where a resonant frequency of each of the plurality of addressable magnetic elements is capable of being programmably changed via an adjustment, and activates selectively a subset of the plurality of addressable magnetic elements to manipulate the terahertz frequency electromagnetic beam.Type: GrantFiled: September 18, 2017Date of Patent: June 26, 2018Assignee: AT&T INTELLECTUAL PROPERTY I, L.P.Inventors: David Michael Britz, Robert Raymond Miller, II
-
Patent number: 9948281Abstract: Methods and devices providing Positive Logic biasing schemes for use in a digitally tuning capacitor in an integrated circuit device are described. The described methods can be used in integrated circuits with stringent requirements in terms of switching time, power handling, noise sensitivity and power consumption. The described devices include DC blocking capacitors arranged in series with stacked switches coupled to RF nodes. The stacked FET switches receive non-negative supply voltages through their drains and gates during the ON and OFF states to adjust the capacitance between the two nodes.Type: GrantFiled: September 2, 2016Date of Patent: April 17, 2018Assignee: Peregrine Semiconductor CorporationInventor: Tero Tapio Ranta
-
Patent number: 9917548Abstract: A voltage controlled oscillator (VCO), a method of designing a voltage controlled oscillator, and a design structure comprising a semiconductor substrate including a voltage controlled oscillator are disclosed. In one embodiment, the VCO comprises an LC tank circuit for generating an oscillator output at an oscillator frequency, and an oscillator core including cross-coupled semiconductor devices to provide feedback to the tank circuit. The VCO further comprises a supply node, a tail node, and a noise by-pass circuit connected to the supply and tail nodes, in parallel with the tank circuit and the oscillator core. The by-pass circuit forms a low-impedance path at a frequency approximately twice the oscillator frequency to at least partially immunize the oscillator core from external noise and to reduce noise contribution from the cross-coupled semiconductor devices.Type: GrantFiled: April 7, 2016Date of Patent: March 13, 2018Assignee: International Business Machines CorporationInventors: Alberto Valdes-Garcia, Bodhisatwa Sadhu
-
Patent number: 9673756Abstract: The invention, according to various embodiments described herein, relates to a phase-locked loop with a phase detector and a controlled oscillator. The controlled oscillator provides a varactor. The varactor is embodied using MEMS technology. According to the invention, the control bandwidth of the phase-locked loop is larger than the mechanical resonant frequency of the varactor.Type: GrantFiled: February 11, 2015Date of Patent: June 6, 2017Assignee: ROHDE & SCHWARZ GMBH & CO. KGInventor: Gerhard Kahmen
-
Patent number: 9582028Abstract: Circuits for distributing a global clock signal to all clock sinks on a chip for synchronous operation comprises 1) a plurality of synchronous clock areas (SCA), each SCA having a Time-Average-Frequency Direct Period Synthesis (TAF-DPS) clock source for generating a function clock, said TAF-DPS clock source has frequency synthesis and phase adjustment capabilities on its output of function clock; 2) a network for distributing a low frequency global clock signal to said plurality of synchronous clock areas, said global clock signal is used as reference for said TAF-DPS clock sources in all SCAs; 3) a plurality of clock sinks in each SCA, said clock sinks are driven by said function clock generated from said TAF-DPS clock source. Methods of distributing a low frequency global clock signal to all clock sinks in a chip for synchronous operation are also disclosed.Type: GrantFiled: March 26, 2015Date of Patent: February 28, 2017Inventor: Liming Xiu
-
Patent number: 9559702Abstract: A circuit comprises an oscillator including a differential tank circuit, an oscillator carrier, and an active device. A phase difference between the oscillator carrier and a device current of the active device is adjusted to reduce upconversion of flicker noise of the oscillator. The circuit includes a common-mode reactance circuit configured to provide an intentionally introduced common-mode inductance, common-mode capacitance, or both, The common-mode reactance circuit is configured to adjust at common-mode impedance of the oscillator. A method comprises adjusting a phase difference between an oscillator carrier of an oscillator and a device current of an active device of the oscillator. The adjusted phase difference is selected to reduce upconversion of flicker noise generated in the oscillator. Adjusting the phase difference includes adjusting a common-mode impedance of the oscillator.Type: GrantFiled: September 30, 2014Date of Patent: January 31, 2017Assignee: MARVELL INTERNATIONAL LTD.Inventor: Konstantinos Manetakis
-
Patent number: 9543927Abstract: A device comprises a first capacitor block comprising a plurality of first capacitors connected in a first configuration, a second capacitor block comprising a plurality of second capacitors connected in the first configuration, a third capacitor block comprising a plurality of third capacitors connected in a second configuration, a fourth capacitor block comprising a plurality of fourth capacitors connected in the second configuration, a first switch connected between the first capacitor block and the second capacitor block, a second switch connected between the third capacitor block and the fourth capacitor block, a third switch connected between the first capacitor block and the fourth capacitor block and a fourth switch connected between the third capacitor block and the second capacitor block.Type: GrantFiled: November 16, 2015Date of Patent: January 10, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chewn-Pu Jou, Feng Wei Kuo
-
Patent number: 9432013Abstract: An integrated circuit comprising an inductor arrangement, the arrangement comprising: four inductors adjacently located in a group and arranged to define two rows and two columns, wherein: the integrated circuit is configured to cause two of those inductors diagonally opposite from one another in the arrangement to produce an electromagnetic field having a first phase, and to cause the other two of those inductors to produce an electromagnetic field having a second phase, the first and second phases being substantially in antiphase.Type: GrantFiled: August 29, 2014Date of Patent: August 30, 2016Assignee: SOCIONEXT INC.Inventors: Ian Juso Dedic, David Timothy Enright
-
Patent number: 9374056Abstract: A device or system for transmission and reception for voice or data communication applications. The device or system is capable of duplex operation and adapted to operate in an environment using a plurality of frequency bands. The present disclosure also relates to a communication means including a transmitter and receiver arrangement and to antennas.Type: GrantFiled: October 29, 2014Date of Patent: June 21, 2016Assignee: Intel Deutschland GmbHInventors: Oluf Bagger, Bernd Adler, Mikael Bergholz Knudsen, Michael Wilhelm
-
Patent number: 9337806Abstract: An electronic device includes an inductive element, and variable capacitors. Each variable capacitor includes: first and third capacitors, both having a first terminal electrically connected to a first terminal of the inductive element; and second and fourth capacitors, both having a first terminal electrically connected to a second terminal of the inductive element. A first switch circuit electrically connects or isolates a second terminal of the first capacitor to/from a second terminal of the second capacitor. A second switch circuit electrically connects or isolates a second terminal of the third capacitor to/from a second terminal of the fourth capacitor. A third switch circuit electrically connects or isolates the second terminal of the first capacitor to/from the second terminal of the fourth capacitor. A fourth switch circuit electrically connects or isolates the second terminal of the third capacitor to/from the second terminal of the second capacitor.Type: GrantFiled: June 2, 2015Date of Patent: May 10, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chewn-Pu Jou, Ying-Ta Lu, Hsien-Yuan Liao
-
Patent number: 9333034Abstract: A control system for electrosurgical apparatus in which the energy delivery profile of both RF EM radiation and microwave EM radiation delivered to a probe is set based on sampled voltage and current information of RF energy conveyed to the probe and/or sampled forward and reflected power information for the microwave energy conveyed to and from the probe. The energy delivery profile for the RF EM radiation is for tissue cutting (without requiring a sharp blade) and the energy delivery profile for the microwave EM radiation is for haemostasis or sealing or coagulation or ablation of tissue. The RF EM radiation and microwave EM radiation may be applied separately or simultaneously.Type: GrantFiled: December 7, 2011Date of Patent: May 10, 2016Assignee: CREO MEDICAL LIMITEDInventor: Christopher Paul Hancock
-
Patent number: 9209784Abstract: Switchable capacitive elements are disclosed, along with programmable capacitor arrays (PCAs). One embodiment of the switchable capacitive element includes a field effect transistor (FET) device stack, a first capacitor, and a second capacitor. The FET device stack is operable in an open state and in a closed state and has a plurality of FET devices coupled in series to form the FET device stack. The first capacitor and the second capacitor are both coupled in series with the FET device stack. However, the first capacitor is coupled to a first end of the FET device stack while the second capacitor is coupled to a second end opposite the first end of the FET device stack. In this manner, the switchable capacitive element can be operated without a negative charge pump, with decreased bias swings, and with a better power performance.Type: GrantFiled: June 20, 2013Date of Patent: December 8, 2015Assignee: RF Micro Devices, Inc.Inventors: Christian Rye Iversen, Marcus Granger-Jones
-
Patent number: 9185820Abstract: Radio frequency system (250) which includes a first and second sub-assembly (100, 200), each formed of a plurality of layers of conductive material (504, 508, 516) disposed on a substrate (102) and arranged in a stack. The stacked layers form signal processing components (108, 110) and at least one peripheral wall (104, 204) surrounding a walled area (118, 218) of each substrate. The second sub-assembly is positioned on the first sub-assembly with a first walled area of a first substrate aligned with a second walled area of a second substrate.Type: GrantFiled: December 11, 2012Date of Patent: November 10, 2015Assignee: Harris CorporationInventor: John E. Rogers
-
Patent number: 9041477Abstract: An apparatus is disclosed that includes a first cross-coupled transistor pair, a second cross-coupled transistor pair, at least one capacitance unit, and an inductive unit. The first cross-coupled transistor pair and second cross-coupled transistor pair are coupled to a pair of first output nodes and a pair of second output nodes, respectively. The at least one capacitance unit is coupled to at least one of the pair of first output nodes and the pair of second output nodes. The inductive unit is coupled to the first cross-coupled transistor pair at the first output nodes and coupled to the second cross-coupled transistor pair at the second output nodes. The inductive unit generates mutual magnetic coupling between one of the first output nodes and one of the second output nodes and between the other of the first output nodes and the other of the second output nodes.Type: GrantFiled: June 14, 2013Date of Patent: May 26, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ying-Ta Lu, Hsien-Yuan Liao, Chi-Hsien Lin, Hsiao-Tsung Yen, Ho-Hsiang Chen, Chewn-Pu Jou
-
Publication number: 20150137863Abstract: An alternation voltage- or current generator comprises a first switch driving output network whose frequency can be tuned. The tuneable network comprises a first Inductor that is coupled with a first capacitor. A second inductor and/or at least a second capacitor and/or at least a series circuit of a third inductor and a third capacitor which is coupled via at a second switch to the network. The second switch is controlled by a controlled delay (PWM) which is synchronized by a sign change of current and/or voltage in the network.Type: ApplicationFiled: January 8, 2015Publication date: May 21, 2015Inventor: Markus Rehm
-
Patent number: 9024696Abstract: An injection locking oscillator (ILO) comprising a tank circuit having a digitally controlled capacitor bank, a cross-coupled differential transistor pair coupled to the tank circuit, at least one signal injection node, and at least one output node configured to provide an injection locked output signal; a digitally controlled injection-ratio circuit having an injection output coupled to the at least one signal injection node, configured to accept an input signal and to generate an adjustable injection signal applied to the at least one injection node; and, an ILO controller connected to the capacitor bank and the injection-ratio circuit configured to apply a control signal to the capacitor bank to adjust a resonant frequency of the tank circuit and to apply a control signal to the injection-ratio circuit to adjust a signal injection ratio.Type: GrantFiled: March 15, 2013Date of Patent: May 5, 2015Assignee: Innophase Inc.Inventors: Xi Li, Yang Xu
-
Patent number: 9019017Abstract: A digitally controlled oscillator has a high-order ?? modulator configured to be of at least an order higher than a first order and configured to input a digital control signal and output a pseudorandom digital output signal, a first-order ?? modulator configured to input the pseudorandom digital output signal and generate a control pulse signal including a pulse width corresponding to the pseudorandom digital output signal, a low pass filter configured to pass a low frequency component of the control pulse signal, and an oscillator configured to generate a high-frequency output signal whose frequency is controlled based on the control pulse signal outputted by the low pass filter so as to be a frequency corresponding to the digital control signal.Type: GrantFiled: February 12, 2013Date of Patent: April 28, 2015Assignees: Fujitsu Limited, Fujitsu Semiconductor LimitedInventors: Win Chaivipas, Masazumi Marutani, Daisuke Yamazaki
-
Patent number: 8994467Abstract: A digitally-controlled oscillator (DCO) includes a first capacitor array and a second capacitor array responsive to an integer part and a fractional part of a digital control word, respectively. The mismatch measurement of the DCO includes a first settling phase and a second settling phase. In the first settling phase, the first capacitor array is fixed to have one capacitive value, and the second capacitor array is adjusted for making the DCO frequency locked to a target value. In the second settling phase, the first capacitor array is fixed to have another capacitive value, and the second capacitor array is adjusted for making the DCO frequency locked to the same target value. The capacitor mismatches are estimated according to characteristic values derived from the digital control word adaptively adjusted in the first setting phase and the second setting phase.Type: GrantFiled: March 11, 2013Date of Patent: March 31, 2015Assignee: MediaTek Singapore Pte. Ltd.Inventors: Wen-Chang Lee, Shih-Chi Shen, Chii-Horng Chen, Xiaochuan Guo
-
Patent number: 8994463Abstract: A push-push oscillator circuit with a first oscillation branch with a first active device and a first tank adapted to provide a signal having a fundamental frequency f0, a second oscillation branch with a second active device and a second tank symmetrical to the first oscillation branch and adapted to provide a signal having the fundamental frequency f0. Output branches are coupled to the first oscillation branch and the second oscillation branch to provide signals having the second harmonic frequency 2f0 of the fundamental signal based on the signals having the fundamental frequency f0 and/or to provide signals having the fundamental frequency f0; The push-push oscillator circuit further comprises at least one terminal branch with a terminal adapted to provide a component of a differential signal having the second harmonic frequency 2f0 or the fundamental frequency f0. The at least one terminal branch comprises a RF stub.Type: GrantFiled: August 26, 2010Date of Patent: March 31, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Yin Yi, Hao Li, Saverio Trotta
-
Patent number: 8975977Abstract: LC tank and ring-based VCOs are disclosed that each include a differential pair of transistors for steering a tail current generated by a current source responsive to a bias voltage. A biasing circuit generates the bias voltage such that a transconductance for the transistors in the differential pairs is inversely proportional to a resistance.Type: GrantFiled: May 8, 2012Date of Patent: March 10, 2015Inventor: Mohammad Ardehali
-
Patent number: 8975936Abstract: An integrated circuit includes a plurality of resonant clock domains of a resonant clock network. Each resonant clock domain has at least one clock driver that supplies a portion of clock signal to an associated resonant clock domain. The resonant clock network operates in a resonant mode with inductors connected to pairs of resonant clock domains at boundaries between the resonant clock domains. Each inductor forms an LC circuit with clock load capacitance in the pair of resonant clock domains to which the inductor is connected.Type: GrantFiled: August 31, 2012Date of Patent: March 10, 2015Assignee: Advanced Micro Devices, Inc.Inventors: Visvesh S. Sathe, Samuel D. Naffziger
-
Patent number: 8970314Abstract: With some embodiments, a VCO (voltage controlled oscillator) operates at an integer multiple (N) above a desired transmission frequency. In accordance with one embodiment, a chip is provided with a VCO to generate a signal and a frequency dividing circuit to provide a reduced frequency version of the signal to a transmit mixer. The transmit mixer is followed by a power amplifier that is on the same die as the VCO. The power amplifier is to generate an OFDM output transmission.Type: GrantFiled: April 27, 2012Date of Patent: March 3, 2015Assignee: Intel CorporationInventors: Pankaj Goyal, Christopher Hull
-
Patent number: 8957738Abstract: A voltage controlled oscillator including an RF output terminal and a DC control terminal, an active circuit, and a resonant circuit interconnected with the active circuit and including a plurality of series resonators each having an electrically variable capacitance and fixed inductor; the active circuit includes at least one transistor having an operating current density which is approximately 35% or less of the peak fT operating current density and/or the active circuit includes a multi-transistor bank disposed in at least two separate sections, each pair of sections spaced apart to provide improved thermal uniformity among the transistors without substantially increasing parasitic impedance among them for providing an improved lower phase noise output at said RF output terminal.Type: GrantFiled: October 18, 2012Date of Patent: February 17, 2015Assignee: Hittite Microwave CorporationInventors: Michael Koechlin, John Chiesa, Christopher O'Neill, Ekrem Oran, John Poelker, Cemin Zhang
-
Publication number: 20150022190Abstract: Circuits for inductive position sensor are described.Type: ApplicationFiled: July 19, 2013Publication date: January 22, 2015Inventors: Gordon Brandt Taylor, Steven E. Beard