Including Driving Circuitry Patents (Class 347/168)
-
Patent number: 7889380Abstract: When the time period is night, processing advances to step S13 to set the initialization speed of a line feed motor to the first speed (v1), and to step S15 to execute initialization operation of the line feed motor at the first speed (v1). When the time period is morning or daytime, the processing advances to step S12 to detect a cover open/closed state. When the cover is open, the processing advances to step S13 to set the initialization speed of the line feed motor to the first speed (v1). When the cover is closed, the processing advances to step S14 to set the initialization speed of the line feed motor to the second speed (v2) which is higher than the first speed (v1). The processing advances to step S15 to execute initialization operation of the line feed motor at the second speed (v2).Type: GrantFiled: August 13, 2003Date of Patent: February 15, 2011Assignee: Canon Kabushiki KaishaInventors: Tetsushi Kohno, Masaya Kikuta, Norio Shimura, Takeaki Nakano, Hirokazu Kameda, Masaaki Endo, Shigehi Abe, Manabu Kuchiki, Masanori Echigo, Munetaka Yamaguchi
-
Patent number: 7332887Abstract: An image forming apparatus includes a stepping motor that drives a rotor by rotating in accordance with an input of a drive pulse, a drive pulse profile storage portion that stores the drive pulse profiles corresponding to temporal changes of the drive pulse inputted in the stepping motor at starting, the drive pulse profile storage portion storing at least a first load profile corresponding to the first drive pulse profile for a first load driving the rotor and a second load profile corresponding to the second drive pulse profile for a second load driving the rotor, which is larger than the first load and a profile setting portion that sets the drive pulse profile in accordance with the load for driving the rotor, as the drive pulse profile of pulses inputted into the stepping motor, among the drive pulse profiles stored in the drive pulse profile storage portion.Type: GrantFiled: April 19, 2006Date of Patent: February 19, 2008Assignee: Fuji Xerox Co., Ltd.Inventor: Teruyo Ryuzaki
-
Patent number: 6729708Abstract: Printhead structured such that printing elements are divisionally driven in unit of plural blocks, comprises: an input terminal to which printing data and encoded block data are serially inputted; a shift register sequentially shifting and storing one bit at a time the data serially inputted from the input terminal; a latch temporarily storing the data stored in the shift register; a decoder decoding the block data stored in the latch; and an AND circuit. The decoder outputs a signal in which encoded block data is partially decoded, and the AND circuit determines blocks to be driven based on the partially decoded signal. This structure enables to reduce an area of a printhead substrate, thereby enabling cost reduction of a printhead.Type: GrantFiled: April 23, 2002Date of Patent: May 4, 2004Assignee: Canon Kabushiki KaishaInventor: Yasuo Fujii
-
Patent number: 6629742Abstract: This invention is to provide a printhead capable of printing at a higher speed even when the number of printing elements is large, a printing apparatus using this printhead, a printhead cartridge, and a printing element substrate. For this purpose, print signals necessary for driving M printing elements belonging to each of N divisional blocks and a select control signal necessary for block selection are transferred by inputting print signals corresponding to L (L<M) printing elements serially from a first signal line by using a clock signal and inputting print signals corresponding to the remaining (M−L) printing elements and a corresponding select control signal serially from a second signal line by using the same clock signals.Type: GrantFiled: February 8, 2002Date of Patent: October 7, 2003Assignee: Canon Kabushiki KaishaInventor: Yasuo Fujii
-
Patent number: 6547356Abstract: A print data loading circuit receives N bits of serial data on a serial input data line, and provides the input data to a data bus in an addressing circuit for addressing one or more image-forming elements in a printing device. The data loading circuit includes an N-bit serial shift register having N number of serially-coupled single-bit storage registers. The data loading circuit also includes N−1 number of data latches, each having a data input coupled to a data output of a corresponding one of the single-bit storage registers. The data outputs of the data latches are coupled to N−1 number of selection lines that are coupled to the data bus. Each data latch has a clock input that is coupled to the data output of the Nth storage register. Based on this configuration, a bit provided at the Nth-register data output acts as a load trigger bit to cause the other data bits in the other single-bit storage registers to be loaded into the N−1 number of data latches.Type: GrantFiled: February 9, 2001Date of Patent: April 15, 2003Assignee: Lexmark International, Inc.Inventors: John Glenn Edelen, Kristi Maggard Rowe
-
Patent number: 5604614Abstract: A liquid crystal device is constituted by (a) a pair of base plates each having an orientation control film thereon, and (b) a liquid crystal composition interposed between the base plates. The liquid crystal composition comprises at least two liquid crystal compounds including at least one liquid crystal compound which has a temperature range in which it shows cholesteric phase. The liquid crystal composition has a temperature range in which it shows cholesteric phase and is placed in chiral smectic phase which has been formed through cholesteric phase on temperature decrease. The liquid crystal composition comprises liquid crystal molecules having long axes forming a pre-tilt in the chiral smectic phase.Type: GrantFiled: June 7, 1995Date of Patent: February 18, 1997Assignee: Canon Kabushiki KaishaInventors: Kazuharu Katagiri, Kazuo Yoshinaga, Shinjiro Okada, Junichiro Kanbe