Compensate Signal Patents (Class 365/210.11)
-
Patent number: 8154928Abstract: Systems and methods are disclosed including features that compensate for variations in the magnitude of supply voltages used in memory arrays. According to some aspects, compensation circuits may provide a tunable current-limiting load for data columns, where the load can be tuned to dynamically compensate for variations in supply voltage. In certain aspects, a compensation circuit may employ an operational amplifier configured as a voltage follower. The voltage follower compensates for any variations in supply voltage, forcing a constant voltage drop across the load element(s), thus maintaining a constant load. Other circuits may also be included, such as precharge circuits, clamp circuits, buffer circuits, trimming circuit, and sense amplifier circuits with sensed body effect. System-On-Chip integrated system aspects may include a microcontroller, a mixed IP, and a flash memory system having functionality and blocks that interface and interoperate with each other for load compensation.Type: GrantFiled: November 16, 2010Date of Patent: April 10, 2012Assignee: Silicon Storage Technology, Inc.Inventor: Hieu Van Tran
-
Patent number: 8125819Abstract: Apparatus and associated method for asymmetric write current compensation for resistive sense memory (RSM) cells, such as but not limited to spin-torque transfer random access memory (STRAM) or resistive random access memory (RRAM) cells. In accordance with some embodiments, an RSM cell includes an RSM element coupled to a switching device. The switching device has a plurality of terminals. A control circuit compensates for asymmetric write characteristics of the RSM cell by limiting a range of voltage differentials across the terminals so as to be equal to or less than a magnitude of a source voltage applied to the switching device, thereby providing bi-directional write currents of substantially equal magnitude through the RSM element.Type: GrantFiled: August 10, 2011Date of Patent: February 28, 2012Assignee: Seagate Technology LLCInventors: Yong Lu, Harry Hongyue Liu
-
Patent number: 8116160Abstract: A nonvolatile memory device is operated by programming sample data in the memory device for verification using verify voltage levels derived from an ideal verify voltage Vv associated with a particular temperature range, performing read verify operations on the sample data using the verify voltage Vv associated with the temperature range; and determining a temperature compensation parameter Nc based on results of the read verify operations.Type: GrantFiled: June 30, 2009Date of Patent: February 14, 2012Assignee: Samsung Eelctronics Co., Ltd.Inventor: Sangwon Hwang
-
Patent number: 8064262Abstract: A semiconductor device in accordance with one embodiment of the invention can include a first data storage region including a non-volatile main data storage region. Additionally, the semiconductor device can include a second data storage region including a non-volatile reference region wherein an erasing operation and a writing operation are performed on both the first data storage region and the second data storage region. Moreover, the semiconductor device can also include a control unit coupled to the first and second data storage regions which determines a stress condition corresponding to the first data storage region based on a stress information related to the second data storage region.Type: GrantFiled: September 18, 2008Date of Patent: November 22, 2011Assignee: Spansion LLCInventor: Minoru Yamashita
-
Patent number: 8040725Abstract: A flash memory device includes a cell array and a read voltage adjuster. The cell array includes a first field having first memory cells and a second field having second memory cells. The read voltage adjuster determines a read voltage for reading first data from the first memory cells of the first field with reference to second data read from the memory cells of the second field.Type: GrantFiled: June 26, 2008Date of Patent: October 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Ku Kang
-
Patent number: 8031526Abstract: A memory integrated circuit (IC) includes an input that receives data for programming a target cell to a state. The memory IC further includes a programming module that determines a programming value for programming the target cell to the state based on the state and states of C cells that are adjacent to the target cell. The target cell and the C cells each store K bits per cell, where C and K are integers greater than or equal to 1.Type: GrantFiled: August 22, 2008Date of Patent: October 4, 2011Assignee: Marvell International Ltd.Inventors: Zining Wu, Xueshi Yang, Pantas Sutardja
-
Patent number: 8009458Abstract: Apparatus and associated method for asymmetric write current compensation for resistive sense memory (RSM) cells, such as but not limited to spin-torque transfer random access memory (STRAM) or resistive random access memory (RRAM) cells. In accordance with some embodiments, an RSM cell includes an RSM element coupled to a switching device. The switching device has a plurality of terminals. A control circuit compensates for asymmetric write characteristics of the RSM cell by limiting a range of voltage differentials across the terminals so as to be equal to or less than a magnitude of a source voltage applied to the switching device, thereby providing bi-directional write currents of substantially equal magnitude through the RSM element.Type: GrantFiled: January 27, 2011Date of Patent: August 30, 2011Assignee: Seagate Technology LLCInventors: Yong Lu, Harry Hongyue Liu
-
Patent number: 8000133Abstract: A tunnel magnetic resistive element forming a magnetic memory cell includes a fixed magnetic layer having a fixed magnetic field of a fixed direction, a free magnetic layer magnetized by an applied magnetic field, and a tunnel barrier that is an insulator film provided between the fixed and free magnetic layers in a tunnel junction region. In the free magnetic layer, a region corresponding to an easy axis region having characteristics desirable as a memory cell is used as the tunnel junction region. A hard axis region having characteristics undesirable as a memory cell is not used as a portion of the tunnel magnetic resistive element.Type: GrantFiled: April 6, 2010Date of Patent: August 16, 2011Assignee: Renesas Electronics CorporationInventor: Hideto Hidaka
-
Patent number: 7995413Abstract: A memory device is a provided that includes memory cells situated at the intersection of lines and columns, and a dummy path including a first dummy column having two bit lines to which there are connected dummy memory cells, and a circuit adapted to select at least one of the dummy memory cells to discharge one of the dummy bit lines. The dummy path also includes at least one second dummy column adapted to generate a dummy leakage current (representing a leakage current of a column of the memory device selected in read mode), and a circuit adapted to copy the dummy leakage current to the one dummy bit line, so that the discharge of the one dummy bit line also depends on the dummy leakage current.Type: GrantFiled: April 2, 2008Date of Patent: August 9, 2011Assignee: STMicroelectronics S.A.Inventors: Franck Genevaux, Alban Forichon
-
Patent number: 7978503Abstract: A dummy memory cell for detection of write completion timing is provided as a replica of a memory cell. When assisting a write operation by power supply control and substrate potential control of the memory cell, the timing of ending the write assist operation is determined by a voltage control circuit based on information about the dummy memory cell. For example, the voltage control circuit performs, in a data write operation in the memory cell, the write assist operation of decreasing the voltage of a source power supply allocated to P-channel MOS load transistors using a pull-down transistor. Thereafter, at the time when completion of the data write operation in the dummy memory cell is detected, the voltage control circuit ends the write assist operation and restores the voltage of the source power supply to the original level using a pull-up transistor.Type: GrantFiled: April 5, 2007Date of Patent: July 12, 2011Assignee: Panasonic CorporationInventors: Tsuyoshi Koike, Hidenari Kanehara
-
Patent number: 7969788Abstract: Methods and apparatus for compensating for charge loss in memories include tracking a specific block of the main memory array and determining charge loss compensation by comparing pre-cycled and post-cycled mean threshold voltages for the tracking block; or tracking each block of the main memory and determining charge loss and compensation on a block by block basis.Type: GrantFiled: August 21, 2007Date of Patent: June 28, 2011Assignee: Micron Technology, Inc.Inventors: Violante Moschiano, Daniel Elmhurst, Paul Ruby
-
Patent number: 7952949Abstract: Data is read from a memory matrix (10) with a plurality of bit lines (12). A differential sense amplifier (14) receives a signal derived from a first one of the bit lines (12) on a first input. The differential sense amplifier (14) receives a reference signal from a reference output of a reference circuit (15) to a second input. A second one of the bit lines (12), which is adjacent to the first one of the bit lines (12), is coupled to the reference circuit (15), so that a bit line signal value on the second one of the bit lines (12) affects a reference signal value on the reference output, at least partly reproducing an effect of crosstalk of the bit line signal value (12) on the second one of the bit lines (12) on a bit line signal value on the first one of the bit lines (12).Type: GrantFiled: March 27, 2007Date of Patent: May 31, 2011Assignee: NXP B.V.Inventors: Victor M. G. Van Acht, Nicolaas Lambert
-
Patent number: 7948819Abstract: Certain embodiments of the inventions provide an integrated circuit (IC) having a processor operatively coupled to a PVT (process-voltage-temperature) source and an adjustable memory. The processor receives from the source an input characterizing the present PVT condition and generates a command for the memory based on that input. In response to the command, the memory adjusts its internal circuit structure, clock speed, and/or operating voltage(s) to optimize its performance for the present PVT condition. Advantageously, the ability to adjust the memory so that it can maintain its functionality and deliver an acceptable level of performance under unfavorable PVT conditions provides additional flexibility in choosing circuit design options, which can produce area savings and/or increase the yield of acceptable ICs during manufacture.Type: GrantFiled: September 25, 2007Date of Patent: May 24, 2011Assignee: Agere Systems Inc.Inventors: Mathew R. Henry, Douglas D. Lopata, Richard J. McPartland, Hai Quang Pham, Wayne E. Werner
-
Patent number: 7944754Abstract: A page of non-volatile multi-level memory cells on a word line is sensed in parallel by sense amps via bit lines. A predetermined input sensing voltage as an increasing function of time applied to the word line allows scanning of the entire range of thresholds of the memory cell in one sweep. Sensing of the thresholds of individual cells is then reduced to a time-domain sensing by noting the times the individual cells become conducting. Each conducting time, adjusted for delays in the word line and the bit line, can be used to derive the sensing voltage level that developed at the word line local to the cell when the cell became conducting. The locally developed sensing voltage level yields the threshold of the cell. This time-domain sensing is relative insensitive to the number of levels of a multi-level memory and therefore resolve many levels rapidly in one sweep.Type: GrantFiled: December 31, 2008Date of Patent: May 17, 2011Assignee: Sandisk CorporationInventor: Raul-Adrian Cernea
-
Patent number: 7940549Abstract: The configurations of a DRAM positive wordline voltage compensation device and a voltage compensating method thereof are provided in the present invention. The proposed device includes a comparator having a first input terminal receiving a positive wordline voltage feedback signal, a second input terminal receiving a compensating reference of array device threshold voltage and an output terminal generating a first enable signal, an oscillator receiving the first enable signal and generating an oscillating signal when the first enable signal is active and a charge pump having a first input terminal receiving a second enable signal, a second input terminal receiving the oscillating signal and an output terminal generating a positive wordline voltage being a sum of a bitline high voltage, an array device threshold voltage and a voltage margin.Type: GrantFiled: October 5, 2009Date of Patent: May 10, 2011Assignee: Nanya Technology Corp.Inventors: Benjamin James Stembridge, Ryan Andrew Jurasek, Richard Michael Parent
-
Patent number: 7936630Abstract: Embodiments of the present invention provide channel estimation for multi-level memories using pilot signals. A memory apparatus includes a memory block comprising a plurality of memory cells and adapted to operate with at least two levels of signals for writing data into and reading data from the memory cells. At least two memory cells are employed as reference cells to output a plurality of pilot signals. The memory apparatus also includes a channel block operatively coupled to the memory block, and adapted to facilitate the writing and reading of data into and from the memory cells. The channel block is also adapted to receive the pilot signals and determine one or more disturbance parameters based at least in part on the pilot signals and to compensate the read back signals based at least in part on the determined one or more disturbance parameters during said reading of data from the memory cells. Other embodiments may be described and claimed.Type: GrantFiled: January 19, 2010Date of Patent: May 3, 2011Assignee: Marvell International Ltd.Inventors: Aditya Ramamoorthy, Gregory Burd, Xueshi Yang
-
Publication number: 20110075473Abstract: A circuit for generating a reference voltage includes at least one reference cell, a reference cell write driver, a reference cell sense amplifier, and a voltage compensation unit. The reference cell is a variable resistance memory cell. The reference cell write driver writes data to the reference cell. The reference cell sense amplifier reads out the data stored in the reference cell on the basis of a predetermined reference voltage. A voltage compensation unit outputs a compensation reference voltage by controlling the reference voltage in accordance with the output value of the sense amplifier.Type: ApplicationFiled: December 29, 2009Publication date: March 31, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hae Chan PARK, Se Ho LEE, Soo Gil KIM
-
Patent number: 7913193Abstract: An integrated circuit and a design structure are disclosed. An integrated circuit may comprise: a data retaining device; a charge storing device coupled to the data retaining device such that a use of the data retaining device triggers a charging of the charge storing device by a charge source; and means for measuring a potential of the charge storing device, the measuring means being communicatively coupled to a calculating mean which determines a relative amount of usage of the data retaining device based on the measured potential.Type: GrantFiled: October 26, 2007Date of Patent: March 22, 2011Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Kenneth J. Goodnow, Clarence R. Ogilvie, Sebastian T. Ventrone, Keith R. Williams
-
Patent number: 7903488Abstract: Voltage coupling/decoupling devices are provided within DRAM devices for improving the bias sensing of sense amplifiers and thus the refresh performance. The voltage coupling/decoupling devices couple or decouple bias voltage from corresponding digit lines coupled to the sense amplifiers. By coupling and decoupling voltage from the digit lines, the time interval between refresh operations can be increased.Type: GrantFiled: July 7, 2009Date of Patent: March 8, 2011Assignee: Micron Technology, Inc.Inventors: David J. McElroy, Stephen L. Casper
-
Patent number: 7885127Abstract: A semiconductor memory device includes a reference strobe signal generator configured to generate a reference strobe signal having a reference pulse width in response to a bank information signal and a column command signal, and a main strobe signal generator configured to generate a main strobe signal by controlling the reference pulse width in response to the reference strobe signal and a bank grouping signal that is activated in a bank grouping mode where columns are continuously accessed in a plurality of logically grouped banks.Type: GrantFiled: December 3, 2008Date of Patent: February 8, 2011Assignee: Hynix Semiconductor Inc.Inventor: Mun Phil Park
-
Patent number: 7881095Abstract: Apparatus and associated method for asymmetric write current compensation for resistive sense memory (RSM) cells, such as but not limited to spin-torque transfer random access memory (STRAM) or resistive random access memory (RRAM) cells. In accordance with some embodiments, an RSM cell includes an RSM element coupled to a switching device. The switching device has a plurality of terminals. A control circuit compensates for asymmetric write characteristics of the RSM cell by limiting a range of voltage differentials across the terminals so as to be equal to or less than a magnitude of a source voltage applied to the switching device, thereby providing bi-directional write currents of substantially equal magnitude through the RSM element.Type: GrantFiled: November 12, 2008Date of Patent: February 1, 2011Assignee: Seagate Technology LLCInventors: Yong Lu, Harry Hongyue Liu
-
Patent number: 7859879Abstract: A memory module, includes a memory module board and a plurality of memory devices on the memory module board. The memory module board includes one or more first input terminals configured to receive first signals to individually control the memory devices, and one or more second input terminals configured to receive second signals to commonly control the memory devices. Each of the memory devices includes a plurality of first signal input units configured to receive the first signals through one or more first input pins, a plurality of second signal input units configured to receive the second signals through one or more second input pins, and a plurality of dummy units, the dummy units being respectively connected to the first signal input units in parallel, and being configured to receive the first signals through one or more third input pins and to compensate for a signal line load.Type: GrantFiled: November 24, 2008Date of Patent: December 28, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Joo Park, Kyoung-Sun Kim, Young-Ho Lee, Jea-Eun Lee
-
Patent number: 7852679Abstract: Systems and methods are disclosed including features that compensate for variations in the magnitude of supply voltages used in memory arrays. According to some aspects, compensation circuits may provide a tunable current-limiting load for data columns, where the load can be tuned to dynamically compensate for variations in supply voltage. In certain aspects, a compensation circuit may employ an operational amplifier configured as a voltage follower. The voltage follower compensates for any variations in supply voltage, forcing a constant voltage drop across the load element(s), thus maintaining a constant load. Other circuits may also be included, such as precharge circuits, clamp circuits, buffer circuits, trimming circuit, and sense amplifier circuits with sensed body effect. System-On-Chip integrated system aspects may include a microcontroller, a mixed IP, and a flash memory system having functionality and blocks that interface and interoperate with each other for load compensation.Type: GrantFiled: September 11, 2009Date of Patent: December 14, 2010Assignee: Silicon Storage Technology, Inc.Inventor: Hieu Van Tran
-
Patent number: 7813181Abstract: A page of non-volatile multi-level storage elements on a word line WLn is sensed in parallel while compensating for perturbations from a neighboring page on an adjacent word line WLn+1. First, the programmed thresholds of storage elements on WLn+1 are sensed in the time domain and encoded as time markers. This is accomplished by a scanning sense voltage increasing with time. The time marker of a storage element indicates the time the storage element starts to conduct or equivalently when the scanning sense voltage has reached the threshold of the storage element. Secondly, the page on WLn is sensed while the same scanning voltage with an offset level is applied to WLn+1 as compensation. In particular, a storage element on WLn will be sensed at a time indicated by the time marker of an adjacent storage element on WLn+1, the time when the offset scanning voltage develops an appropriate compensating bias voltage on WLn+1.Type: GrantFiled: December 31, 2008Date of Patent: October 12, 2010Assignee: SanDisk CorporationInventor: Raul-Adrian Cernea
-
Publication number: 20100232245Abstract: Data is read from a memory matrix (10) with a plurality of bit lines (12). A differential sense amplifier (14) receives a signal derived from a first one of the bit lines (12) on a first input. The differential sense amplifier (14) receives a reference signal from a reference output of a reference circuit (15) to a second input. A second one of the bit lines (12), which is adjacent to the first one of the bit lines (12), is coupled to the reference circuit (15), so that a bit line signal value on the second one of the bit lines (12) affects a reference signal value on the reference output, at least partly reproducing an effect of crosstalk of the bit line signal value (12) on the second one of the bit lines (12) on a bit line signal value on the first one of the bit lines (12).Type: ApplicationFiled: March 27, 2007Publication date: September 16, 2010Applicant: NXP B.V.Inventors: Victor M. G. Van Acht, Nicolaas Lambert
-
Patent number: 7778098Abstract: A memory cell array includes reference cells each associated with a plurality of data cells of the array.Type: GrantFiled: December 31, 2007Date of Patent: August 17, 2010Assignee: Cypress Semiconductor CorporationInventors: Andreas Scade, Stefan Guenther
-
Patent number: 7773445Abstract: A circuit for determining the value of a datum stored in an array memory cell of a non-volatile memory device having at least one reference memory cell of known content. The circuit has a determination stage, which compares an array electrical quantity, correlated to a current flowing in the array memory cell, with a reference electrical quantity, and supplies an output signal indicative of the datum, based on the comparison; and a generator circuit, provided with an input receiving a target electrical quantity correlated to a current flowing in use in the reference memory cell, and an output, which supplies the reference electrical quantity with a controlled value close or equal to that of the target electrical quantity. The generator circuit is provided with a variable generator, and a control unit connected to, and designed to control, the variable generator so that it will generate the controlled value of the reference electrical quantity.Type: GrantFiled: February 14, 2008Date of Patent: August 10, 2010Assignee: STMicroelectronics S.R.L.Inventors: Giovanni Pagano, Pierluca Guarino, Edoardo Nocita
-
Patent number: 7768822Abstract: One embodiment of the invention provides a compensation circuit. The compensation circuit comprises a writing driver, a distance detection circuit, an operating element and an auxiliary writing driver. The writing driver provides a writing current to a writing path. The distance detection circuit is coupled to the writing path to detect a distance that the writing current has travelled and outputs a control signal based on the distance. The operating element is coupled to the writing path. The auxiliary writing driver provides an auxiliary current to the writing path based on the control signal.Type: GrantFiled: December 19, 2007Date of Patent: August 3, 2010Assignees: Nanya Technology Corporation, Winbond Electronics Corp.Inventors: Shyh-Shyuan Sheu, Lieh-Chiu Lin, Pei-Chia Chiang
-
Patent number: 7768813Abstract: In one embodiment, a DRAM is provided that includes: a word line intersecting with a pair of bit lines, the DRAM including a memory cell at each intersection, each memory cell including an access transistor adapted to couple a storage cell to the corresponding bit line if its gate voltage is raised; and a word line compensation circuit adapted to compensate for a capacitively-coupled voltage increase on the corresponding bit line if the access transistor's gate voltage is raised.Type: GrantFiled: August 27, 2007Date of Patent: August 3, 2010Assignee: Novelics, LLC.Inventors: Esin Terzioglu, Melinda L. Miller
-
Patent number: 7746717Abstract: A static random access memory (SRAM) can include an array of memory cells, wherein each memory cell is coupled to one of a plurality of sense amplifiers through a bitline. The SRAM also can include replica bitline circuitry including a replica bitline coupled to a replica bitline amplifier. The replica bitline amplifier can provide a strobe signal to the plurality of sense amplifiers, wherein the replica bitline amplifier includes a feedback path. An SRAM also may include a write replica circuit generating a signal when data has been written to the write replica circuit. A wordline of the memory array can be turned off responsive to the signal.Type: GrantFiled: September 7, 2007Date of Patent: June 29, 2010Assignee: Xilinx, Inc.Inventors: Tao Peng, Hsiao Hui Chen
-
Patent number: 7742352Abstract: Techniques for use with a fuse-based non-volatile memory circuit include digitally controlling a resistance threshold of the circuit. The circuit includes a fuse circuit and a comparator circuit. The comparator circuit is configured to compare a first signal indicative of the fuse resistance to a second signal indicative of a reference level. At least one of the first and second signals is digitally controllable. The comparator circuit is configured to generate a digital output signal indicative of the comparison. The circuit may include a first digital-to-analog converter circuit configured to generate a first analog signal based on at least a first plurality of digital signals. The first signal is at least partially based on the first analog signal. The circuit may include a control circuit configured to digitally control the digitally controllable ones of the first and second signals at least partially based on the digital output signal.Type: GrantFiled: October 30, 2007Date of Patent: June 22, 2010Assignee: Silicon Laboratories Inc.Inventors: Susumu Hara, Jeffrey S. Batchelor, Jeffrey L. Sonntag
-
Patent number: 7738305Abstract: A read-out circuit for or in a ROM memory, comprises an input, a comparator circuit, a threshold setting, and a control signal generator for driving the threshold setting generator. A read signal can be coupled into the input. The read signal, depending on the information contained in the read signal, comprises a high signal level relative to a reference potential or a low signal level relative to a reference potential. The comparator circuit compares the read signal with a settable threshold, the threshold setting circuit is designed for setting the threshold of the comparator circuit relative to the high and low signal levels, and the control signal generator generates a control signal similar to the read signal.Type: GrantFiled: May 16, 2007Date of Patent: June 15, 2010Assignee: Infineon Technologies AGInventors: Gunther Lehmann, Yannick Martelloni, Jean-Yves Larguier, Gupta Siddharth
-
Patent number: 7733692Abstract: A tunnel magnetic resistive element forming a magnetic memory cell includes a fixed magnetic layer having a fixed magnetic field of a fixed direction, a free magnetic layer magnetized by an applied magnetic field, and a tunnel barrier that is an insulator film provided between the fixed and free magnetic layers in a tunnel junction region. In the free magnetic layer, a region corresponding to an easy axis region having characteristics desirable as a memory cell is used as the tunnel junction region. A hard axis region having characteristics undesirable as a memory cell is not used as a portion of the tunnel magnetic resistive element.Type: GrantFiled: June 30, 2009Date of Patent: June 8, 2010Assignee: Renesas Technology Corp.Inventor: Hideto Hidaka
-
Patent number: 7724570Abstract: Adaptive programming methods and supportive device architecture for memory devices are provided. Methods include partitioning words into variable length segments. More particularly, methods include receiving a word of data, parsing the word into a plurality of write-subsets, where the size of the write-subsets depends on values of the data and constraints that are specific to the memory circuit, and writing the data in cells of the memory circuit, one write-subset at a time. A memory device includes a digital controller capable of parsing words into a plurality of write-subsets, where the length of write-subsets are depending on values of the data and constraints that are specific to the memory device.Type: GrantFiled: October 31, 2007Date of Patent: May 25, 2010Assignee: Virage Logic CorporationInventors: Chad A. Lindhorst, Todd E. Humes, Alex May, Agustinus Sutandi
-
Patent number: 7724571Abstract: Adaptive programming methods and supportive device architecture for memory devices are provided. Methods include partitioning words into variable length segments. More particularly, methods include receiving a word of data, parsing the word into a plurality of write-subsets, where the size of the write-subsets depends on values of the data and constraints that are specific to the memory circuit, and writing the data in cells of the memory circuit, one write-subset at a time. A memory device includes a digital controller capable of parsing words into a plurality of write-subsets, where the length of write-subsets are depending on values of the data and constraints that are specific to the memory device.Type: GrantFiled: October 31, 2007Date of Patent: May 25, 2010Assignee: Virage Logic CorporationInventors: Chad A. Lindhorst, Todd E. Humes, Alex May, Agustinus Sutandi
-
Patent number: 7719891Abstract: In a non-volatile memory device, the level of a verifying voltage supplied to a word line is adjusted in accordance with occurrence of a source line bouncing phenomenon. The non-volatile memory device includes a bouncing sensing circuit configured to compare a source line current passing through a common source line with a reference current, and output a bouncing sensing signal in accordance with the comparing result, and a word line voltage controller configured to provide a verifying voltage increased by a certain level to a word line in accordance with level of the bouncing sensing signal.Type: GrantFiled: December 28, 2007Date of Patent: May 18, 2010Assignee: Hynix Semiconductor Inc.Inventor: Kyu Hee Lim
-
Patent number: 7697355Abstract: To fully evaluate a real signal line and a real memory cell adjacent to a dummy signal line and utilize dummy signal line as real signal line, a semiconductor memory includes at least one real signal line connected to real memory cells driven by a real driver and at least one dummy signal line outside the real signal line connected to dummy memory cells, driven by a dummy driver. Real driver and dummy driver drive the real signal line and the dummy signal line synchronous with a common timing signal generated by an operation control circuit. Consequently, a stress evaluation is also performable, e.g., on a real signal line outside of a memory cell array under the same condition of a real signal line on the inner side. Dummy signal line is driven using common timing signal and evaluated, thus being usable as a redundancy signal line to relieve failure.Type: GrantFiled: August 7, 2007Date of Patent: April 13, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Hiroyuki Kobayashi
-
Patent number: 7660161Abstract: Systems and methods are disclosed including features that compensate for variations in the magnitude of supply voltages used in memory arrays. According to some aspects, compensation circuits may provide a tunable current-limiting load for data columns, where the load can be tuned to dynamically compensate for variations in supply voltage. In certain aspects, a compensation circuit may employ an operational amplifier configured as a voltage follower. The voltage follower compensates for any variations in supply voltage, forcing a constant voltage drop across the load element(s), thus maintaining a constant load. Other circuits may also be included, such as precharge circuits, clamp circuits, buffer circuits, trimming circuit, and sense amplifier circuits with sensed body effect. System-On-Chip integrated system aspects may include a microcontroller, a mixed IP, and a flash memory system having functionality and blocks that interface and interoperate with each other for load compensation.Type: GrantFiled: January 19, 2007Date of Patent: February 9, 2010Assignee: Silicon Storage Technology, Inc.Inventor: Hieu Van Tran
-
Patent number: 7652908Abstract: A memory wherein any “disturb effect” can be suppressed in which data in unselected memory cells are lost. This memory has a memory cell array (1) including bit lines, word lines, which are disposed to intersect the bit lines, and memory cells (12) each connected between bit and word lines. In this memory, an access operation, which includes at least one of read, rewrite and write operations, is made to a selected memory cell (12). During this access operation, it is performed to apply to the memory cell (12) a first voltage pulse, which provides an electrical field in a first direction so as to invert a stored data, and a second voltage pulse, which provides as electrical field in the opposite direction to the first one so as not to invert the stored data. In addition, a recovery operation for recovering a residual polarization amount is made to the memory cell (12).Type: GrantFiled: June 16, 2005Date of Patent: January 26, 2010Inventors: Hideaki Miyamoto, Naofumi Sakai, Kouichi Yamada, Shigeharu Matsushita
-
Patent number: 7649793Abstract: Embodiments of the present invention provide channel estimation for multi-level memories using pilot signals. A memory apparatus includes a memory block comprising a plurality of memory cells and adapted to operate with at least two levels of signals for writing data into and reading data from the memory cells. At least two memory cells are employed as reference cells to output a plurality of pilot signals. The memory apparatus also includes a channel block operatively coupled to the memory block, and adapted to facilitate the writing and reading of data into and from the memory cells. The channel block is also adapted to receive the pilot signals and determine one or more disturbance parameters based at least in part on the pilot signals and to compensate the read back signals based at least in part on the determined one or more disturbance parameters during said reading of data from the memory cells. Other embodiments may be described and claimed.Type: GrantFiled: April 20, 2007Date of Patent: January 19, 2010Assignee: Marvell International Ltd.Inventors: Aditya Ramamoorthy, Gregory Burd, Xueshi Yang
-
Patent number: 7599220Abstract: An accessing method for a charge trapping memory including memory cells and tracking cells for storing expected data. The method includes the following steps. In a specific time first, the expected data is written into the tracking cells and the memory cells are not being programmed, read or erased. Next, the data stored in the tracking cells is sensed as read data according to a present reference current. Then, the present reference current is adjusted to an adjusted reference current according to a difference between the read data and the expected data so that the data stored in tracking cells is sensed as corresponding with the expected data according to the adjusted reference current. Thereafter, the memory cells are read according to the adjusted reference current.Type: GrantFiled: May 25, 2007Date of Patent: October 6, 2009Assignee: Macronix International Co., Ltd.Inventors: Yung-Feng Lin, Chun-Hsiung Hung
-
Patent number: 7593277Abstract: One or more sense amplifiers for sensing the conduction current of non-volatile memory is controlled by signals that are timed by a reference sense amplifier having similar characteristics and operating conditions. In one aspect, a sensing period is determined by when the reference sense amplifier sensing a reference current detects an expected state. In another aspect, an integration period for an amplified output is determined by when the reference sense amplifier outputs an expected state. When these determined timings are used to control the one or more sense amplifiers, environment and systemic variations are tracked.Type: GrantFiled: January 25, 2008Date of Patent: September 22, 2009Assignee: SanDisk CorporationInventors: Siu Lung Chan, Raul-Adrian Cernea
-
Publication number: 20090190426Abstract: The circuit includes a static random access memory array having a plurality of cells, in turn having a plurality of devices; as well as a global sensor having at least one output, coupled to the static random access memory array, and configured to sense at least one of global readability and global write-ability. Also included is a decision-making circuit coupled to the at least one output of the global sensor. The decision-making circuit is configured to determine, from the at least one output of the global sensor, whether adaptation signals are required to correct global readability and/or write-ability. An adaptation signal generation block is also included and is coupled to the decision-making circuit and the array, and configured to supply the adaptation signals to the array, responsive to the decision-making circuit determining that the adaptation signals are required.Type: ApplicationFiled: January 24, 2008Publication date: July 30, 2009Applicant: International Business Machines CorporationInventors: Ching-Te K. Chuang, Jae-Joon Kim, Niladri N. Mojumder, Saibal Mukhopadhyay
-
Patent number: 7567477Abstract: Voltage coupling/decoupling devices are provided within DRAM devices for improving the bias sensing of sense amplifiers and thus the refresh performance. The voltage coupling/decoupling devices couple or decouple bias voltage from corresponding digit lines coupled to the sense amplifiers. By coupling and decoupling voltage from the digit lines, the time interval between refresh operations can be increased.Type: GrantFiled: June 13, 2006Date of Patent: July 28, 2009Assignee: Micron Technology, Inc.Inventors: David J McElroy, Stephen L Casper
-
Patent number: 7545695Abstract: The asynchronous sense amplifier for a ROM includes a current-mirror circuit, a first negative feedback inverter, a second negative feedback inverter, a first transistor group, a second transistor group and a feedback transistor. The feedback transistor connects the junction of the first transistor group and the first set of the current-mirror circuit and/or the junction of the second transistor group and the second set of the current-mirror circuit to ground, where the feedback transistor is controlled by the output of the first negative feedback inverter and/or the second negative feedback inverter, and the feedback transistor is smaller than one transistor of the second transistor group.Type: GrantFiled: October 22, 2007Date of Patent: June 9, 2009Assignee: Winbond Electronics Corp.Inventor: Hideharu Koike
-
Patent number: 7542344Abstract: A non-volatile memory device includes a memory cell array at least one block having a plurality of memory cells, and at least one reference cell with respect to each block, an X decoder and a Y decoder for selecting a memory cell for an operation according to an input address, a page buffer for programming data into a memory cell selected by the X decoder and the Y decoder or reading programmed data, and a controller for controlling the memory cell array, the X decoder, the Y decoder and the page buffers to calculate a change in a threshold voltage of the memory cells and compensate for a changed threshold voltage of a memory cell based on a change in a threshold voltage of the reference cell.Type: GrantFiled: June 27, 2007Date of Patent: June 2, 2009Assignee: Hynix Semiconductor Inc.Inventor: Ki Seog Kim
-
Patent number: 7505302Abstract: A multi-level dynamic memory device includes a bit line pair that is divided into a main bit line pair and a sub-bit line pair, first and second sense amplifiers that are connected between the main bit line pair and between the sub-bit line pair, first and second coupling capacitors that are cross-coupled between the main bit pair and the sub-bit pair, respectively; and first and second correction capacitors that are connected in parallel to the first and second coupling capacitors, respectively, and whose capacitance is adjusted by a control voltage signal.Type: GrantFiled: December 13, 2006Date of Patent: March 17, 2009Assignee: Samsung Electric Co., LtdInventor: Ki-whan Song
-
Patent number: 7471583Abstract: Provided is a memory device capable of automatically controlling a self refresh cycle by sensing an ambient temperature, rather than setting Extended Mode Register Set (EMRS) code. The memory device includes a temperature sensing unit for generating a first voltage independent of a temperature variation and a second voltage dependent upon a temperature variation, a comparing unit for comparing the first voltage with the second voltage to provide a comparison result signal, and a self refresh signal generating unit for receiving a self refresh entry signal and generating a self refresh signal of temperature compensated cycle under the control of the comparison result signal.Type: GrantFiled: September 27, 2006Date of Patent: December 30, 2008Assignee: Hynix Semiconductor Inc.Inventor: Jee-Yul Kim
-
Publication number: 20080247251Abstract: A memory device is proved that includes memory cells situated at the intersection of lines and columns, and a dummy path including a first dummy column having two bit lines to which there are connected dummy memory cells, and a circuit adapted to select at least one of the dummy memory cells to discharge one of the dummy bit lines. The dummy path also includes at least one second dummy column adapted to generate a dummy leakage current (representing a leakage current of a column of the memory device selected in read mode), and a circuit adapted to copy the dummy leakage current to the one dummy bit line, so that the discharge of the one dummy bit line also depends on the dummy leakage current.Type: ApplicationFiled: April 2, 2008Publication date: October 9, 2008Applicant: STMICROELECTRONICS SAInventors: FRANCK GENEVAUX, Alban Forichon
-
Patent number: 7426131Abstract: Circuits for writing, reading, and erasing a programmable metallization cell are disclosed. The programming circuits compensate for parasitic capacitance and/or parasitic resistance. The parasitic resistance and/or capacitance is compensated for using a feedback loop or a time current filter. Various circuits also measure a switching speed of the programmable metallization cell.Type: GrantFiled: November 1, 2006Date of Patent: September 16, 2008Assignee: Adesto TechnologiesInventor: Nad Edward Gilbert