Including Delay Means Patents (Class 365/93)
-
Patent number: 10996256Abstract: A current detection system includes an inductor and a detection circuit coupled across the inductor. The inductor is configured to receive an input signal that includes an input current and generate a voltage across the inductor. The current detection circuit includes a sensing network and a transconductance amplifier. The sensing network includes a capacitor and is configured to monitor a voltage across the inductor. The transconductance amplifier is configured to receive a differential voltage indicative of a voltage drop across the capacitor and output a differential output current proportional to the differential voltage.Type: GrantFiled: July 2, 2020Date of Patent: May 4, 2021Assignee: Texas Instruments IncorporatedInventors: Sudeep Banerji, Dattatreya Baragur Suryanarayana, Vikram Gakhar, Preetam Tadeparthy, Vikas Lakhanpal, Muthusubramanian Venkateswaran, Vishnuvardhan Reddy J
-
Patent number: 8947953Abstract: Among other things, techniques for facilitating a write operation to a bit cell are provided. A pulse generator initializes lowering of an internal voltage level associated with a bit cell that is to be written to by a write operation. In this way, the bit cell is placed into a writeable voltage state, such that a potential of the bit cell can be overcome by the write operation. A voltage detector sends a reset signal to the pulse generator based upon the pulse generator lowering the internal voltage level past a reset trigger level. Responsive to receiving the reset signal, the pulse generator initializes charging of the internal voltage level to an original voltage level. In this way, the lowering of the internal voltage level is controlled so that one or more other bit cells are not affected (e.g., suffer data retention failure) by the relatively lower internal voltage level.Type: GrantFiled: December 30, 2012Date of Patent: February 3, 2015Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Wei Min Chan, Yi-Tzu Chen, Wei-Cheng Wu, Yen-Huei Chen, Hau-Tai Shieh
-
Patent number: 8797812Abstract: A delay-locked-loop (DLL) circuit having a DLL that operates when an external clock signal has a low frequency and a DLL that operates when an external clock signal has a high frequency is disclosed. The DLL circuit includes a first DLL and second DLL. The first DLL adjusts a delay time of an external clock signal to generate a first internal clock signal synchronized with the external clock signal when the external clock signal has a low frequency. The second DLL adjusts the delay time of the external clock signal to generate a second internal clock signal synchronized with the external clock signal when the external clock signal has a high frequency.Type: GrantFiled: February 20, 2014Date of Patent: August 5, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Jung-Hwan Choi
-
Patent number: 8675428Abstract: A delay-locked-loop (DLL) circuit having a DLL that operates when an external clock signal has a low frequency and a DLL that operates when an external clock signal has a high frequency is disclosed. The DLL circuit includes a first DLL and second DLL. The first DLL adjusts a delay time of an external clock signal to generate a first internal clock signal synchronized with the external clock signal when the external clock signal has a low frequency. The second DLL adjusts the delay time of the external clock signal to generate a second internal clock signal synchronized with the external clock signal when the external clock signal has a high frequency.Type: GrantFiled: December 28, 2012Date of Patent: March 18, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Jung-Hwan Choi
-
Patent number: 8644096Abstract: Command paths, apparatuses, memories, and methods for providing an internal command to a data path are disclosed. In an example method, a command is received and propagated through a command path to provide an internal command. Further included in the method is determining a difference between a latency value and a path delay difference, the path delay difference representing a modeled path delay difference between the command path and the data path measured in terms of a number of clock periods. The propagation of the command through the command path to the data path is delayed by a delay based at least in part on the difference between the latency value and the path delay difference. The internal command is provided to the data path responsive to an internal clock signal.Type: GrantFiled: August 13, 2013Date of Patent: February 4, 2014Assignee: Micron Technology, Inc.Inventor: Venkatraghavan Bringivijayaraghavan
-
Patent number: 8509011Abstract: Command paths, apparatuses, memories, and methods for providing an internal command to a data path are disclosed. In an example method, a command is received and propagated through a command path to provide an internal command. Further included in the method is determining a difference between a latency value and a path delay difference, the path delay difference representing a modeled path delay difference between the command path and the data path measured in terms of a number of clock periods. The propagation of the command through the command path to the data path is delayed by a delay based at least in part on the difference between the latency value and the path delay difference. The internal command is provided to the data path responsive to an internal clock signal.Type: GrantFiled: April 25, 2011Date of Patent: August 13, 2013Assignee: Micron Technology, Inc.Inventor: Venkatraghavan Bringivijayaraghavan
-
Patent number: 8441864Abstract: A self refresh circuit includes a continuous output interrupting unit and a glitch removing unit. The continuous output interrupting unit is configured to receive a delay self refresh signal, transmit a pulse of an internal active signal as a first output active signal and interrupt the transmission of the pulse of the internal active signal during a first time period. The glitch removing unit is configured to generate and output a second output active signal when the first output active signal has a predetermined pulse width.Type: GrantFiled: February 25, 2011Date of Patent: May 14, 2013Assignee: SK Hynix Inc.Inventor: Yun Seok Hong
-
Patent number: 8406065Abstract: There is a need to provide a small-sized memory interface circuit capable of adjusting timing between a strobe signal and a data signal without interrupting a normal memory access. An expected value acquisition latch latches write data in synchronization with a clock signal. A WDLL outputs a write strobe signal WDQS. An RDLL outputs a delayed write strobe signal WDQS_d. A read data latch latches looped-back write data in synchronization with the delayed write strobe signal WDQS_d. A comparator compares the read data latch with an output from the expected value acquisition latch. A register portion stores a delay value to be placed in the RDLL. A register control portion updates a delay value in the register portion in accordance with a comparison result. A delay selection portion places a delay value read from the register portion in the RDLL.Type: GrantFiled: September 14, 2012Date of Patent: March 26, 2013Assignee: Renesas Electronics CorporationInventor: Hideo Mochizuki
-
Patent number: 8358547Abstract: A delay-locked-loop (DLL) circuit having a DLL that operates when an external clock signal has a low frequency and a DLL that operates when an external clock signal has a high frequency is disclosed. The DLL circuit includes a first DLL and second DLL. The first DLL adjusts a delay time of an external clock signal to generate a first internal clock signal synchronized with the external clock signal when the external clock signal has a low frequency. The second DLL adjusts the delay time of the external clock signal to generate a second internal clock signal synchronized with the external clock signal when the external clock signal has a high frequency.Type: GrantFiled: December 28, 2010Date of Patent: January 22, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Jung-Hwan Choi
-
Patent number: 8315109Abstract: There is a need to provide a small-sized memory interface circuit capable of adjusting timing between a strobe signal and a data signal without interrupting a normal memory access. An expected value acquisition latch latches write data in synchronization with a clock signal. A WDLL outputs a write strobe signal WDQS. An RDLL outputs a delayed write strobe signal WDQS_d. A read data latch latches looped-back write data in synchronization with the delayed write strobe signal WDQS_d. A comparator compares the read data latch with an output from the expected value acquisition latch. A register portion stores a delay value to be placed in the RDLL. A register control portion updates a delay value in the register portion in accordance with a comparison result. A delay selection portion places a delay value read from the register portion in the RDLL.Type: GrantFiled: October 13, 2011Date of Patent: November 20, 2012Assignee: Renesas Electronics CorporationInventor: Hideo Mochizuki
-
Patent number: 8194812Abstract: A data sampling apparatus and associated method are provided, including a first inverter receiving a data signal, and inverting the data signal to produce a trigger signal, a first flip-flop receiving the trigger signal, and outputting an output signal, a second flip-flop and a third-flop flop each receiving the output signal from the first flip-flop, the second flip-flop further receiving a strobe signal, and a second inverter inverting the strobe signal, and outputting the inverted strobe signal to the third flip-flop. An output of the second flip-flop indicates a value of the output signal output from the first flip-flop when the strobe signal is of a first state and an output of the third flip-flop indicates a value of the output signal output from the first flip-flop when the strobe signal is of a second state.Type: GrantFiled: March 22, 2007Date of Patent: June 5, 2012Assignee: NVIDIA CorporationInventors: Ting-Sheng Ku, Ashfaq R. Shaikh, Rajesh Anantharaman
-
Patent number: 8159894Abstract: A one-time programmable memory. The one-time programmable memory has an antifuse and a read circuit configured to read the antifuse. An isolation transistor couples the antifuse to the read circuit. The read circuit and the isolation transistor have different power domains.Type: GrantFiled: December 20, 2007Date of Patent: April 17, 2012Assignee: Broadcom CorporationInventors: Jonathan A. Schmitt, Joseph Eugene Glenn
-
Patent number: 7957210Abstract: A variable delay circuit being able to change a delay amount from when a signal is inputted to when the signal is outputted has a first delay section delaying the signal by a first delay amount, a second delay section delaying the signal by a second delay amount greater than the first delay amount, and a delay amount selector selecting a signal route where the delay amount is a sum of the first delay amount and the second delay amount when the delay amount exceeds a maximum delay amount delayable by the first delay amount section. The delay amount from when a signal is inputted to when the signal is outputted can be set in a wide range, while suppressing the circuit scale.Type: GrantFiled: August 21, 2008Date of Patent: June 7, 2011Assignee: Fujitsu LimitedInventor: Manabu Yamazaki
-
Patent number: 7693001Abstract: A Static Random Access Memory (SRAM) having a split write control is described. The SRAM includes bit, write, and write-word lines. Each memory cell within the SRAM includes a delay which is coupled to a dedicated write-word line. When a cell is not being written, its delay receives a delay signal on its associated write-word line, which increases the response time of the cell. When a cell is to be written, however, its delay receives a bypass signal on its associated write-word line, which decreases the response time of the SRAM cell.Type: GrantFiled: January 14, 2008Date of Patent: April 6, 2010Assignee: Honeywell International Inc.Inventors: Keith W. Golke, Harry H L Liu, David K. Nelson
-
Patent number: 7031216Abstract: The disclosure relates to a memory such as a DRAM (dynamic random access memory), specifically to a refresh controller embedded in a memory. The refresh controller according to the present invention lowers the levels of peak currents by differentiating active times of a first bank enable signal and a second bank enable signal. The present invention has an advantage that there is no problem of substantially reducing a refresh prosecution time for a second portion because a delayed refresh enable signal is being disabled even while the second bank enable signal is being enabled.Type: GrantFiled: June 22, 2004Date of Patent: April 18, 2006Assignee: Hynix Semiconductor Inc.Inventor: Min Young You
-
Publication number: 20040160797Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: ApplicationFiled: January 22, 2004Publication date: August 19, 2004Inventors: Hieu Van Tran, Sakhawat M. Khan
-
Publication number: 20040145937Abstract: A semiconductor integrated circuit device includes a plurality of flip-flops, each of which has an external input terminal and external output terminal, the flip-flops being cascade-connected by having data output terminals respectively connected to data input terminals of the next-stage flip-flops. A reset signal is input via the external input terminal of the first-stage flip-flop and is sequentially transferred from the external output terminal thereof to the next-stage flip-flops. The reset signal is transferred via a transmission path different from the original data transmission path to reset all of the flip-flops.Type: ApplicationFiled: March 18, 2003Publication date: July 29, 2004Inventors: Koichi Kinoshita, Yukihiro Urakawa
-
Publication number: 20040071005Abstract: A memory device includes a memory cell configured to be coupled to complementary first and second bit lines and a differential amplifier having first and second input terminals and operative to amplify a voltage between the first and second input terminals to produce an output signal. First and second voltage-dependent capacitors are coupled to respective ones of the first and second input terminals, and first and second isolation switches are operative to couple and decouple the first and second bit lines to and from respective ones of the first and second voltage-dependent capacitors. The first and second isolation switches may include respective first and second isolation transistors (e.g., NMOS transistors), and the first and second voltage-dependent capacitors may include respective MOS capacitors.Type: ApplicationFiled: August 22, 2003Publication date: April 15, 2004Inventor: Gi-Tae Jeong