Pulse Multiplication Or Division Patents (Class 377/47)
-
Patent number: 7248665Abstract: Disclosed is a Dual-Modulus Prescaler (DMP) dividing an input signal into an output signal, comprising: a synchronous counter, including a D-Flip-Flop (DFF), a first NOR-Flip-Flop and a second NOR-Flip-Flop, receiving the input signal, the division ratio thereof being based on an intermediate signal; a control logic, controlling the division ratio of the synchronous counter and selecting the output frequency based on first and second control signals, and outputting the intermediate signal to the synchronous counter; and an asynchronous counter, coupled to the control logic and the synchronous counter, having a chain of five DFFs.Type: GrantFiled: April 27, 2005Date of Patent: July 24, 2007Assignee: Winbond Electronics Corp.Inventors: Bingxue Shi, Baoyong Chi
-
Publication number: 20070147571Abstract: The provided fractional frequency divider includes a divider controlling unit for generating a divider selection signal in response to a dual-edge triggering of an input signal and a frequency dividing unit coupled to the divider controlling unit for dividing the frequency of the input signal by one of an integer and a fractional dividers in response to the dual-edge triggering and the divider selection signal to generate the output signal of the fractional frequency divider. An operation of the frequency dividing unit is not suppressed when the integer divider is employed, the operation of the frequency dividing unit is not suppressed for a period of the input signal and is suppressed for half of that period, and this cycle is kept on recurring when the fractional divider is employed. The fractional-n PLL having the fractional frequency divider is also provided.Type: ApplicationFiled: October 30, 2006Publication date: June 28, 2007Applicants: Memetics Technology Co., Ltd., National Taiwan UniversityInventors: Shih-An Yu, Yu-Che Yang, Shey-shi Lu
-
Patent number: 7236557Abstract: Clock multiplier circuits and methods use counters to define the positions of the output clock edges. A plurality of counters are each clocked by a count clock relatively much faster than the input clock. A first counter counts for one input clock period, and the counted value is stored. The stored value is then divided and the divided values are combined to provide counter stop values representing the numbers of counts in various fractions of the input clock period. A second counter counts from an initial value starting from a first edge of the input clock, and the count is compared in turn to the each of the counter stop values. When the value in the second counter matches one of the counter stop values, a pulse is generated on the output clock signal. Thus, the second counter generates a series of pulses at predetermined times in the input clock period.Type: GrantFiled: July 12, 2005Date of Patent: June 26, 2007Assignee: Xilinx, Inc.Inventor: Andy T. Nguyen
-
Patent number: 7231012Abstract: A programmable frequency divider capable of operating in a normal mode and a fractional mode divides the input clock frequency by any integer āNā provided at the input. In the normal mode the input is divided by the integer āNā. The divided output signal has a 50% duty cycle if the input clock has a 50% duty cycle. In the fractional mode, fractional division can be achieved from dividing by 1.5 to dividing by 255.5 in steps of 0.5.Type: GrantFiled: November 29, 2005Date of Patent: June 12, 2007Assignee: STMicroelectronics Pvt. Ltd.Inventors: Ashish Panpalia, Puneet Sareen
-
Patent number: 7218699Abstract: A divider to divide a frequency Fe comprises at least the following elements: three flip-flop circuits, each of the flip-flop circuits receiving the frequency to be divided, every feedback loop between an output of a flip-flop circuit and its input or the input of the other flip-flop circuits comprising a single multiplexer, wherein one of the flip-flop circuits commands the loading of all the flip-flop circuits during one period of the frequency A multiplexer has two inputs, one selection bit and one output and is integrated into a flip-flop circuit.Type: GrantFiled: January 21, 2005Date of Patent: May 15, 2007Assignee: ThalesInventors: Jean-Luc De Gouy, Pascal Gabet
-
Patent number: 7215211Abstract: An (N?1)/N prescaler is provided, where N is an S power of 2. The prescaler uses only S flip-flops. The (N?1)/N prescaler receives a clock input from a high frequency oscillator, and provides an output line to a counter. The (N?1)/N prescaler receives a divide-by-(N?1) signal from the counter, and responsive to the divide signal, causes the prescaler to divide by a factor of (N?1); otherwise, the prescaler divides by a factor of N.Type: GrantFiled: June 10, 2005Date of Patent: May 8, 2007Assignee: Skyworks Solutions, Inc.Inventors: Tudor Lipan, Ardeshir Namdar-Mehdiabadi
-
Patent number: 7209534Abstract: The present invention relates to a fractional divider system for a low-power timer with reduced timing error at wake-up. The fractional divider system includes a fractional divider circuit operable to produce an output signal. The fractional divider system also includes a high speed crystal oscillator connected to the fractional divider circuit operable to start on wake-up from the low power mode, and a high speed clock divider circuit connected to the high speed crystal oscillator circuit. The high speed crystal oscillator circuit is configured to sample the output signal and a current state of the total timing error from the fractional divider circuit. The sampled output signal is employed to trigger the high speed clock divider circuit and the sampled current state of the total timing error preloads the high speed clock divider circuit, which is operable to synchronize a first pulse of the output signal to the ideal clock timing to an accuracy within 1.5 periods of the high speed clock.Type: GrantFiled: June 16, 2005Date of Patent: April 24, 2007Assignee: Infineon Technologies AGInventor: Michael Lewis
-
Patent number: 7205800Abstract: A clock frequency divider circuit including: a storing section for storing an input signal in synchronism with an input clock signal; a supplying section for supplying, as the input signal, one of a first value obtained by adding a value stored by the storing section to a numerator setting value and a second value obtained by subtracting a denominator setting value from the first value; a retaining section for retaining a most significant bit of the value stored by the storing section in synchronism with the input clock signal; and a logical product generating section for generating a logical product of a value retained by the retaining section and the input clock signal, and outputting the logical product as an output clock signal; wherein the supplying section supplies one of the first value and the second value as the input signal on a basis of the most significant bit of the value stored by the storing section.Type: GrantFiled: November 16, 2005Date of Patent: April 17, 2007Assignee: Sony CorporationInventor: Koichi Hasegawa
-
Patent number: 7196559Abstract: A multi-modulus divider for high speed applications is provided and may comprise a multistage divider generating a divided signal from an output portion of a divider module for a current stage. The divided signal may be fed back to an input portion of the divider module in the current stage via a reduced feedback delay path. If the input portion of the divider module in the current stage is coupled to the divider module in a previous stage, a first load signal may be communicated from the divider module in the current stage to the divider module in the previous stage. If the divider module in the current stage is coupled to the divider module in the previous stage, the method may further comprise receiving the divided signal from the divider module in the previous stage.Type: GrantFiled: March 21, 2005Date of Patent: March 27, 2007Assignee: Broadcom CorporationInventor: Hung-Ming Chien
-
Patent number: 7180973Abstract: A fast latch including: a NAND stage adapted to receive a clock signal and a data input signal; a clocked inverter stage, a first input of the clocked inverter stage coupled to the output of the NAND stage and a second input of the clocked inverter stage coupled to the clock signal; a first inverter stage, a first input of the first inverter stage coupled to an output of the clocked inverter and a second input of the first inverter stage coupled to a reset signal; and a second inverter stage, having an output, an input of the second inverter stage coupled to an output of the first inverter stage. The fast latch is suitable for use in frequency divider circuits also described. A homologue of frequency dividers using the fast latch, a unique 3/4 divider and a 2 divider not using the fast latch are also disclosed.Type: GrantFiled: March 14, 2006Date of Patent: February 20, 2007Assignee: International Business Machines CorporationInventors: John S. Austin, Ram Kelkar, Pradeep Thiagarajan
-
Patent number: 7149275Abstract: An integrated circuit, such as a programmable logic device, implements a single bit transition counter in logic. The counter preferably comprises a first stage receiving a clock signal having a first clock rate and generating a least significant bit in a count. A plurality of intermediate stages are coupled to the first stage, where each intermediate stage receives an output from the immediate previous stage and an inverted output of each other previous intermediate stage, and generates a next most significant bit in a count. Finally, a last stage of the counter receives an inverted output of each previous intermediate stage except the immediate intermediate previous stage and generating a most significant bit in a count.Type: GrantFiled: January 29, 2004Date of Patent: December 12, 2006Assignee: Xilinx, Inc.Inventor: John R. Hubbard
-
Patent number: 7139361Abstract: Digital frequency synthesizer (DFS) circuits and methods use counters to define the positions of the output clock edges. A clock divider divides an input clock by a positive integer to provide a divided clock. A first counter circuit counts for one divided clock period, and the count is provided to a timing circuit that generates two or more sets of intermediate values. Each set represents a set of intermediate points within a period of the divided clock. Based on a specified multiplication value, one set of intermediate values is selected. Utilizing the divided clock, the selected set of intermediate values, and a second counter running at the same frequency as the first counter circuit, an output clock generator provides an output clock having an initial pulse at the beginning of each divided clock period, and a subsequent pulse at intermediate points represented by the selected set of intermediate values.Type: GrantFiled: February 15, 2005Date of Patent: November 21, 2006Assignee: Xilinx, Inc.Inventor: Andy T. Nguyen
-
Patent number: 7138879Abstract: An injection-locked frequency divider includes a selecting module for generating a control signal; a biasing module coupled to the selecting module, for receiving an original signal and generating a biasing signal according to the control signal; and an oscillating module coupled to the biasing module, for receiving the biasing signal to generate a target signal. A ratio exists between the frequency of the target signal and the frequency of the original signal.Type: GrantFiled: December 13, 2004Date of Patent: November 21, 2006Assignee: Realtek Semiconductor Corp.Inventor: Tung-Ming Su
-
Patent number: 7124154Abstract: A low speed clock divider that behaves like a high speed clock divider is provided. The clock divider includes a software-configurable low-speed component for waveform generation and a high-speed component linked to the low-speed component, the high-speed component providing an output signal by serializing a waveform received from the low-speed component.Type: GrantFiled: November 18, 2002Date of Patent: October 17, 2006Assignee: Intel CorporationInventor: Niklas Linkewitsch
-
Patent number: 7123101Abstract: The invention is directed to a phase locked loop with a ?? modulator. A multimodulus divider in the feedback path of the PLL is actuated by the ?? modulator. The latter has a design which can be described by a complex transfer function H(s) in the Laplace plane, said transfer function having a complex-conjugate pair of pole points. The arrangement allows a significant reduction in the noise in critical frequency domains and hence allows adherence to transmission masks based on radio specification even when the PLL bandwidth is as large as the modulation bandwidth.Type: GrantFiled: June 6, 2005Date of Patent: October 17, 2006Assignee: Infineon Technologies AGInventors: Giuseppe Li Puma, Elmar Wagner
-
Patent number: 7124153Abstract: An all-digital frequency conversion apparatus is provided that achieves frequency conversion using a simple phase detector and integer and fractional phase feedback information from a digital oscillator output. In an embodiment, a target phase accumulator unit generates a target phase signal to the phase detector unit. The target phase accumulator unit receives inputs from a reference signal input, and a target phase input value. The digital phase detector unit receives the reference signal, a current phase feedback input signal, and the target phase input signal. The phase detector unit outputs a frequency setting signal to a frequency value generator unit. The detector output is based on the difference between the current phase and the target phase. A frequency value generator unit is configured to output a frequency value signal to a digital oscillator unit that generates a corresponding digital output signal that is directly fed back to the current phase feedback input of the phase detector unit.Type: GrantFiled: March 18, 2002Date of Patent: October 17, 2006Assignee: Genesis Microchip Inc.Inventor: Stanislav Grushin
-
Patent number: 7119587Abstract: The present invention provides for state correction. A first value in a state circuit is received from a flip flop. The received value is transmitted to a second flip flop. The received value within the second flip flop is altered if an error condition arises. The received value is transmitted to a third flip flop. In one aspect, the received value transmitted to the third flip flop comprises an unaltered received value. In another aspect, the received value transmitted to the third flip flop comprises transmitting an altered received value. This allows for an incorrect state within the state machine to change to a correct state after a few clock pulses.Type: GrantFiled: May 20, 2004Date of Patent: October 10, 2006Assignee: International Business Machines CorporationInventors: David William Boerstler, Eric John Lukes, Hiroki Kihara, James David Strom
-
Patent number: 7116747Abstract: A dual-modulus prescaler circuit for a frequency synthesizer comprises a plurality of asynchronous dividers-by-two connected in series, a phase selector unit (11) between two dividers-by-two (10, 12) and a control unit (13) for supplying control signals (S0, S1, S2) to the selector unit as a function of a selected mode. Said selector unit receives four signals phase shifted by 90Ā° in relation to each other from a master-slave first divider and supplies a selected one of the four phase shifted signals. The control signals (S0, S1, S2) are supplied to the selector unit for selecting one of the four phase shifted signals (F2) at the output in a particular division period. As a function of the control signals supplied by the control unit (13) in one selected of the modes, the selector unit effects phase switching in each division period between two phase shifted signals selected by each branch. The second phase shifted signal i in phase lead of 90Ā° in relation to the first phase shifted signal.Type: GrantFiled: September 27, 2002Date of Patent: October 3, 2006Assignee: Asulab S.A.Inventor: Arnaud Casagrande
-
Patent number: 7113009Abstract: A divider is disclosed herein. The divider includes a sequence of divide stages programmably coupled to provide a variety of divide ratios. The divider also includes one or more multiplexers to feedback the output of a divide stage to the input of a divide stage earlier in the sequence of divide stages. The divider may also include duty cycle correction circuitry and self correction logic to correct abnormal logic states. The divide stages can operate in synchronism with each other. Multiplexer functionality, self correction circuitry functionality, and divide stage functionality may be implemented in a combination latch circuit.Type: GrantFiled: March 24, 2004Date of Patent: September 26, 2006Assignee: Silicon Laboratories Inc.Inventors: Lizhong Sun, Bruce Del Signore, Axel Thomsen, Douglas F. Pastorello
-
Patent number: 7098708Abstract: An MN counter with analog interpolation (āMNA counterā) includes an MN counter, a multiplier, a delay generator, and a current generator. The MN counter receives an input clock signal and M and N values, accumulates M for each input clock cycle using a modulo-N accumulator, and provides an accumulator value and a counter signal with the desired frequency. The multiplier multiplies the accumulator value with an inverse of M and provides an L-bit control signal. The current generator implements a current locked loop that provides a reference current for the delay generator. The delay generator is implemented with a differential design, receives the counter signal and the L-bit control signal, compares a differential signal generated based on the counter and control signals, and provides the output clock signal. The leading edges of the output clock signal have variable delay determined by the L-bit control signal and the reference current.Type: GrantFiled: July 20, 2005Date of Patent: August 29, 2006Assignee: QUALCOMM, IncorporatedInventor: Amr M. Fahim
-
Patent number: 7092478Abstract: A local timer includes a dividing counter which counts a first clock and outputs a reference counting signal divided from the first clock; a timing synchronizing timer which counts a timing synchronizing timer value in synchronization with a reference timer responsive to the reference counting signal; a first buffer which stores a counted value of the dividing counter in synchronization with a second clock, when operation is by the first clock; a second buffer which stores the timing synchronizing timer value in synchronization with the second clock, when operation is by the first clock; a first adder which adds a first or second offset value to the stored value in the first buffer in synchronization with the second clock, when the first clock is suspended; and a second adder which adds a set value to the timing synchronizing timer value responsive to a carry from the first adder.Type: GrantFiled: November 24, 2004Date of Patent: August 15, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Teruaki Uehara
-
Patent number: 7088154Abstract: Methods and arrangements for a low power, phase-locked loop (PLL) are disclosed. Embodiments include a multi-phase oscillator like a voltage-controlled oscillator (VCO) to generate multiple phases of a clock signal. The multiple phases are then combined to generate a single clock signal having a frequency substantially equivalent to the number of phases multiplied by the frequency of the clock signal generated by the multi-phase VCO. Advantageously, embodiments can generate clock signals having frequencies that are multiples of the frequency generated by the VCO, reducing the power consumed by the VCO to produce a clock signal having the same frequency as a clock signal generated by a single phase VCO. Further, the achievable frequency for the VCO is increased. In many embodiments, a high speed, n-bit frequency divider that implements a pulse latch facilitates the use of the multi-phase VCO to generate the very high frequency clock signals.Type: GrantFiled: January 18, 2005Date of Patent: August 8, 2006Assignee: International Business Machines CorporationInventor: Hung Cai Ngo
-
Patent number: 7084678Abstract: A frequency divider device includes a divider input and a phase count and select section. The phase count and select section includes at least two phase count and select inputs each communicatively connected to the divider input (for receiving each at least one phase shifted signal having a phase difference with respect to the other phase shifted signal); a signal generator section (for generating an output signal); a switch device; an inverter device; a counter device; and, a switch actuator device.Type: GrantFiled: July 6, 2001Date of Patent: August 1, 2006Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventor: Paulus Thomas M. van Zeijl
-
Patent number: 7082179Abstract: A divider of a DLL(delay locked loop) measures tAC for various periods due to variation of process, temperature and a supply voltage and provides a divided clock having an optimum tAC. The clock divider includes a clock dividing unit, a test mode clock providing unit and a normal mode clock providing unit. The clock dividing unit receives a source clock of the DLL to generate a plurality of divided clocks, each having a period different from each other. The test mode clock providing unit selectively outputs the plurality of the divided clocks in a test mode in response to a test mode signal and a test mode period selecting signal. And, the normal mode clock providing unit outputs selected one of the plurality of the divided clocks in a normal mode in response to the test mode signal.Type: GrantFiled: December 12, 2003Date of Patent: July 25, 2006Assignee: Hynix Semiconductor Inc.Inventor: Hea-Suk Jung
-
Patent number: 7061284Abstract: The present invention provides for state correction. A first flip flop coupled to a second flip flop. A state correction circuit coupled to the output of the second flip flop. A third flip flop is coupled to the output of the state correction circuit. A fourth flip flop is coupled to the output of the third flip flop.Type: GrantFiled: May 20, 2004Date of Patent: June 13, 2006Assignee: International Business Machines CorporationInventors: David William Boerstler, Eric John Lukes, Hiroki Kihara, James David Strom
-
Patent number: 7049864Abstract: A digital frequency divider apparatus includes a plurality of next-state generator elements receiving an input clock signal thereto, and configured to generate a next value for each of a corresponding plurality of internal state variables. A plurality of flip-flop elements is configured to store the generated next values for the plurality of internal state variables, the plurality of flip-flop elements further configured to provide a present value of the plurality of internal state variables to the next-state generator elements through a feedback path therebetween. The generated next values for the plurality of internal state variables are based upon the present values of the plurality of internal state variables and the input clock signal.Type: GrantFiled: June 18, 2004Date of Patent: May 23, 2006Assignee: International Business Machines CorporationInventors: Ram Kelkar, Pradeep Thiagarajan
-
Patent number: 7046052Abstract: A phase matched clock divider includes a first feed-through flip-flop that receives a first input clock signal, and in response, provides a first output clock signal having the same frequency. The first feed-through flip-flop is enabled and disabled in response to a first reset signal. A plurality of series-connected flip-flops each receives the first input clock signal, and in response, provides a divided output clock signal. Each of the series-connected flip-flops is enabled and disabled in response to a second reset signal. The first and second release signals asynchronously disable the associated flip-flops in response to a third reset signal. The first release signal synchronously enables the first feed-through flip-flop in response to the third reset signal and a release clock signal. The second release signal enables the series-connected flip-flops in response to the third reset signal and a release control signal.Type: GrantFiled: April 30, 2004Date of Patent: May 16, 2006Assignee: Xilinx, Inc.Inventors: Andrew K. Percey, Raymond C. Pang
-
Patent number: 7042973Abstract: To provide a variable dividing circuit having a high operational speed. The variable dividing circuit includes a shift register configured by cascade connection of D-type flip-flops (D11, D12, . . . , D1n) with an initializing means by clock synchronization; and a multiplexer 12 for selecting any one of output signals at respective stages of the shift register; wherein the variable dividing circuit initializes each stage of the D-type flip-flops. In this case, in an input terminal 10 of the flip-flop at the first stage, a signal at an H level or at an L level is inputted in accordance with an initializing means.Type: GrantFiled: March 26, 2004Date of Patent: May 9, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Ryuta Kuroki
-
Patent number: 7042257Abstract: An apparatus for generating an output signal whose frequency is lower than the frequency of an input signal is disclosed. The apparatus includes a chain of frequency dividing cells where each cell has a definable division ratio. Furthermore, the frequency dividing cells include a clock input for receiving an input clock, a divided clock output for providing an output clock to a subsequent frequency dividing cell, a mode control input for receiving a mode control input signal from the subsequent frequency dividing cell, and a mode control output for providing a mode control output signal to a preceding frequency dividing cell. The apparatus may further includes a logic network having one or more inputs where each input is connected to a mode control input of one of the frequency dividing cells.Type: GrantFiled: August 22, 2002Date of Patent: May 9, 2006Assignee: Koninklijke Philips Electronics N.V.Inventor: Zhenhua Wang
-
Patent number: 7035369Abstract: A gateless digital circuit and method for generating a second clock with a frequency of N/M of the frequency of a first clock, wherein N and M are integers, N?M/2. The gateless digital circuit having a modulo M function, a register and a adder operable connected to generate the second clock, where both N and M are independently selectable.Type: GrantFiled: May 12, 2004Date of Patent: April 25, 2006Assignee: Harris CorporationInventor: Richard Bourdeau
-
Patent number: 7023251Abstract: An integrated circuit including a phase lock loop or delay lock loop) (PLL/DLL) circuit comprising: a clock input terminal for accepting a clock signal; a phase/frequency detector (PFD) circuit including a reference clock input connected to the clock input terminal and including a PFD feedback input and including a PFD output; a charge pump (CP) circuit; at least one external feedforward output terminal; a loop filter (LF); a loop controlled signal source (LCSS); and a feedback circuit connected between a LCSS output and the PFD feedback input, the feedback circuit including, an external feedback input terminal; first frequency selection circuitry to produce a first programmable feedback signal; second frequency selection circuitry to produce a second feedback signal; and multiplex circuitry connected with the LCSS output, the external feedback input terminal and the first and second frequency selection circuitry, to cause either the first programmable feedback signal or the second programmable feedback signaType: GrantFiled: August 18, 2004Date of Patent: April 4, 2006Assignee: Altera CorporationInventor: Greg Starr
-
Patent number: 7019587Abstract: A frequency divider includes a current generator, a transistor and a clock input connected in series. The transistor comprises a gate and has a threshold voltage. The connection between the current generator and the transistor constituting the output of the frequency divider. The frequency divider additionally has a controlled switch connected between the output and the gate. The switch has a control input connected to the clock input. A method for dividing frequency includes providing a current generator, a transistor and a clock input connected in series. In response to a clock pulse supplied when the output is in a high state, charge is transferred from the output to the gate to raise voltage of the gate above the threshold voltage. In response to the clock pulse supplied when the output is low, charge is transferred from the gate to the output to reduce the voltage of the gate below the threshold voltage.Type: GrantFiled: June 4, 2004Date of Patent: March 28, 2006Assignee: Agilent Technologies, Inc.Inventor: Oliver D. Landolt
-
Patent number: 7005898Abstract: A programmable divider includes a synchronous counter configured to process an input clock signal and produce first output signals in response the input clock signal. A number of logic devices are coupled to the synchronous counter and configurable to receive the first output signals and correspondingly produce second output signals. Also included is a multiplexer that is configured to receive the second output signals and has an output coupled to an input of the synchronous counter. In the programmable divider, characteristics of the synchronous counter are selectable based upon a particular number of the logic devices configured.Type: GrantFiled: September 22, 2004Date of Patent: February 28, 2006Assignee: Broadcom CorporationInventors: Derek Tam, Takayuki Hayashi
-
Patent number: 6998882Abstract: A frequency divider with a 50% duty cycle. The present invention includes a divider, a counter, a first comparator, a second comparator, a first flip-flop, an AND gate, a second flip-flip, and an OR gate for generating odd divided frequencies and even divided frequencies having 50% duty cycles using a single circuit.Type: GrantFiled: October 8, 2004Date of Patent: February 14, 2006Assignee: Faraday Technology Corp.Inventor: Chi-Jui Chung
-
Patent number: 6992513Abstract: A frequency divider circuit for providing a divided clock signal having a frequency that is an odd integer factor less than the frequency of an incoming system clock signal. The frequency divider includes a clock generator circuit coupled to a delay circuit which operates in an active and a reset phase to provide a divided clock signal from the system clock signal. In the active phase, the clock generator circuit drives the divided clock signal to a first logic state until a reset signal is received. The delay circuit then generates the reset signal at a predetermined number of system clock edges after the divided clock signal is driven to the first logic state. In the reset phase, both the clock generator circuit and the delay circuit are reset in response to the reset signal such that the clock generator circuit immediately drives the divided clock signal to a second logic state, and the delay circuit disables the reset signal within the predetermined number of system clock edges.Type: GrantFiled: November 10, 2004Date of Patent: January 31, 2006Assignee: Research In Motion LimitedInventors: Curtis R. Leifso, Samuel A. Tiller
-
Patent number: 6973155Abstract: The present invention provides for a divider circuit for reducing anomalous output timing pulses. A latch is coupled to the division selection line. A comparator is coupled to the division selection line. A first synchronizer coupled to the output of the latch. A frequency divider is coupled to the output of the synchronizer. A second synchronizer is coupled to the output of the comparator and the output of the frequency divider. There is feedback between the output of the second synchronizer and the enable input of the latch, the reset of the first synchronizer, the reset of the second synchronized, and the reset of the divide by n divider.Type: GrantFiled: March 25, 2004Date of Patent: December 6, 2005Assignee: International Business Machines CorporationInventors: David William Boerstler, Eskinder Hailu, Eric John Lukes
-
Patent number: 6970025Abstract: Various apparatus and method embodiments are disclosed.Type: GrantFiled: February 18, 2004Date of Patent: November 29, 2005Assignee: Skyworks Solutions, Inc.Inventors: Rahul Magoon, Alyosha C. Molnar
-
Patent number: 6968029Abstract: A synchronous prescaler is provided that has an input line for receiving an input signal, which is synchronized to a low order dual modulus prescaler. The dual modulus prescaler generally divides responsive to a mode command line, but may have a dead-zone period where it may fail to respond to a generated mode command. The dual modulus prescaler also has an output line that is synchronized to an extender section. The extender section is used to further divide the input signal, and is synchronized to an adjustable counter section. A sync controller circuit receives an output from the counter section, as well as a timing signal from the extender, and generates the mode signal on the mode command line. In this arrangement, the sync controller generates the mode signal at a time when the low order dual modulus is in a condition to change divide modes, thereby avoiding providing the signal during the dead-zone period.Type: GrantFiled: August 3, 2004Date of Patent: November 22, 2005Assignee: Skyworks Solutions, Inc.Inventors: Chang-Hyeon Lee, Akbar Ali
-
Patent number: 6961403Abstract: A programmable frequency divider circuit with symmetrical output is disclosed. The frequency divider includes a non-symmetrical LFSR based component operated in series with a symmetrical divider component. Both the LFSR and the symmetrical divider may be programmed to provide flexibility. The frequency divider can dynamically adjust the divisor of the LFSR component to overcome limitations in the divide resolution due to the series combination of dividers, providing even and odd divisor values. The divider architecture can also provide higher level functions, including synchronization of multiple divider outputs, dynamic switching of divisor values and generation of multi-phased and spaced outputs. The linear feedback shift register (LFSR) component includes a feedback logic network decomposed into multiple stages to realize a maximum latch-to-latch operational latency of one gate delay regardless of the size of the LFSR.Type: GrantFiled: May 28, 2004Date of Patent: November 1, 2005Assignee: International Business Machines CorporationInventors: John S. Austin, Matthew T. Sobel
-
Patent number: 6958635Abstract: An MN counter with analog interpolation (an āMNA counterā) includes an MN counter, a multiplier, a delay generator, and a current generator. The MN counter receives an input clock signal and M and N values, accumulates M for each input clock cycle using a modulo-N accumulator, and provides an accumulator value and a counter signal with the desired frequency. The multiplier multiplies the accumulator value with an inverse of M and provides an L-bit control signal. The current generator implements a current locked loop that provides a reference current for the delay generator. The delay generator is implemented with a differential design, receives the counter signal and the L-bit control signal, compares a differential signal generated based on the counter and control signals, and provides the output clock signal. The leading edges of the output clock signal have variable delay determined by the L-bit control signal and the reference current.Type: GrantFiled: October 14, 2003Date of Patent: October 25, 2005Assignee: Qualcomm IncorporatedInventor: Amr M. Fahim
-
Patent number: 6959066Abstract: The present invention relates to a programmable frequency divider having one n-bit adder and one n-bit D Flip Flop. These are used to transform the import clock to the target clock. The adder takes one adjustment parameter and one return signal as a basis to create the first output signal, with the possibility to program the adjustment parameter. The D Flip Flop and the adder create a cycle, which is used to receive the first output signal and its import clock to create the second output signal. The second output signal is separated into a return signal and the target signal. The D Flip Flop sends the return signal back to the adder, which will make addition calculations under the adjustment parameter, finally giving out the target clock with the target signal as a calculation basis.Type: GrantFiled: March 21, 2003Date of Patent: October 25, 2005Assignee: Elan Microelectronics Corp.Inventors: Jung-Chih Wang, Chao-Yu Hu
-
Patent number: 6944257Abstract: A frequency divider circuit (11) has an input port for an input signal (Fo) to be divided, an output port for a divided signal (FDIV), and means (12-19) for providing a variable division-ratio control signal (N+C) and a residual quantization error signal (R), applying the variable division ratio control signal (N+C) to a control port of the frequency divider, and using the residual quantization error signal (R) to cancel phase error in the divided signal. Both the variable division ratio control signal (N+C) and the residual quantization error signal (R) are dithered.Type: GrantFiled: March 28, 2003Date of Patent: September 13, 2005Assignee: Kaben Research Inc.Inventor: Thomas Atkin Denning Riley
-
Patent number: 6917662Abstract: A fast latch including: a NAND stage adapted to receive a clock signal and a data input signal; a clocked inverter stage, a first input of the clocked inverter stage coupled to the output of the NAND stage and a second input of the clocked inverter stage coupled to the clock signal; a first inverter stage, a first input of the first inverter stage coupled to an output of the clocked inverter and a second input of the first inverter stage coupled to a reset signal; and a second inverter stage, having an output, an input of the second inverter stage coupled to an output of the first inverter stage. The fast latch is suitable for use in frequency divider circuits also described. A homologue of frequency dividers using the fast latch, a unique 3/4 divider and a 2 divider not using the fast latch are also disclosed.Type: GrantFiled: September 11, 2003Date of Patent: July 12, 2005Assignee: International Business Machines CorporationInventors: John S. Austin, Ram Kelkar, Pradeep Thiagarajan
-
Patent number: 6914469Abstract: A system that includes a first circuit configured generate a first set of encoded signals in response to a first clock signal and a second circuit configured to generate a second set of encoded signals in response to the first clock signal is provided. The system also includes a third circuit configured to generate a first pulse signal and a second pulse signal in response to the first set of encoded signals and the second set of encoded signals, and a fourth circuit configured to generate a second clock signal in response to the first pulse signal and the second pulse signal.Type: GrantFiled: July 15, 2004Date of Patent: July 5, 2005Assignee: Agilent Technologies, Inc.Inventor: Takashi Hidai
-
Patent number: 6914460Abstract: Clock doubler circuits and methods use counters to define the positions of the output clock edges. A plurality of counters are each clocked by a count clock relatively much faster than the input clock. A first counter counts for one input clock period, and the counted value is stored. The stored value is divided by two to provide the number of counts in half of the input clock period. The divided value is provided to a second counter that counts from zero to the divided value. Thus, the second counter generates a pulse halfway through the input clock period. Other counters running at the same clock rate can be used to generate pulses at other times in the input clock cycle, as desired. The pulses from the counters are used to provide output clock edges at predetermined times during the input clock cycle.Type: GrantFiled: November 20, 2003Date of Patent: July 5, 2005Assignee: Xilinx, Inc.Inventor: Andy T. Nguyen
-
Patent number: 6906562Abstract: Clock multiplier circuits and methods use counters to define the positions of the output clock edges. A plurality of counters are each clocked by a count clock relatively much faster than the input clock. A first counter counts for one input clock period, and the counted value is stored. The stored value is then divided and added to provide the number of counts in various fractions of the input clock period. The divided and/or added values are provided to a second counter that counts from zero and generates various pulses at desired times throughout the input clock period. The pulses from the second counter are used (sometimes in combination with the input clock signal) to provide output clock edges at predetermined times during the input clock cycle.Type: GrantFiled: August 29, 2003Date of Patent: June 14, 2005Assignee: Xilinx, Inc.Inventor: Andy T. Nguyen
-
Patent number: 6898262Abstract: An output cycle of a pulse string generated from a pulse generating section (2) is divided by a pulse dividing section (3) and a signal having a cycle which is plural times as great as the cycle of an output pulse is output from the pulse dividing section (3). This signal is input as an interruption request signal to a CPU (1). Consequently, the CPU (1) can execute an interruption processing in a cycle which is plural times as great as the cycle of the output pulse. By the interruption processing, the number of pulses to be output is controlled.Type: GrantFiled: August 10, 2000Date of Patent: May 24, 2005Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Shinsuke Yokokawa
-
Patent number: 6895070Abstract: The counter circuit comprises the initial value single port RAM having N initial value registers allocated for memorizing N initial values, the counter register single port RAM having N counter registers allocated for memorizing N counting values, and the control circuit for performing a counting operation for each counter register. The control circuit performs the counting operation for each counter register on a time division basis by using a single arithmetic unit.Type: GrantFiled: December 27, 2002Date of Patent: May 17, 2005Assignee: Sharp Kabushiki KaishaInventors: Hirokazu Kobayashi, Yuji Tanaka
-
Patent number: 6891915Abstract: 1.Type: GrantFiled: November 25, 2002Date of Patent: May 10, 2005Assignee: Infineon Technologies AGInventors: Axel Clausen, Moritz Harteneck, Petyo Penchev
-
Patent number: 6888913Abstract: A frequency generating circuit utilizes a quad modulus prescaler in which two control signals are used to select the prescaler modulus. The modulus control signals are generated by a multistage counter in which two independent counting stages are used to generate the first and second modulus control signals. The first modulus control signal is at a first logic level when the associated counter is at a non-zero value and is at a second logic level when the associated counter reaches zero. The second modulus control signal is generated by a second counter and has a first logic value when the second counter is in a non-zero state and a second logic value when the second counter reaches zero.Type: GrantFiled: July 2, 2002Date of Patent: May 3, 2005Assignee: Qualcomm IncorporatedInventor: Brett C. Walker