Having Selenium Or Tellurium Elemental Semiconductor Component Patents (Class 438/102)
-
Patent number: 8961745Abstract: The plant is suitable to produce a semiconductor film (8) having a desired thickness and consisting substantially of a compound including at least one element for each of the groups 11, 13, and 16 of the periodic classification of elements. The plant comprises an outer case (1) embedding a chamber (2) divided into one deposition zone (2a) and one evaporation zone (2b), which are separated by a screen (3) interrupted by at least one cylindrical transfer member provided with actuation means rotating about its axis (5). To the deposition zone (2a) a magnetron device (7) is associated, for the deposition by sputtering of at least one element for each of the groups 11 and 13 on the side surface (?) of the cylindrical member that is in the deposition zone (2a). To the evaporation zone (2b) a cell (10) for the evaporation of at least one element of the group 16 is associated, and such an evaporation zone (2b) houses a substrate (8a) on which the film (8) is produced.Type: GrantFiled: January 28, 2014Date of Patent: February 24, 2015Assignee: VOLTASOLAR S.r.l.Inventors: Maurizio Filippo Acciarri, Simona Olga Binetti, Leonida Miglio, Maurilio Meschia, Raffaele Moneta, Stefano Marchionna
-
Patent number: 8962384Abstract: Memory cells having heaters with angled sidewalls and methods of forming the same are described herein. As an example, a method of forming an array of resistive memory cells can include forming a first resistive memory cell having a first heater element angled with respect to a vertical plane, forming a second resistive memory cell adjacent to the first resistive memory cell and having a second heater element angled with respect to the vertical plane and toward the first heater, and forming a third resistive memory cell adjacent to the first resistive memory cell and having a third heater element angled with respect to the vertical plane and away from the first heater element.Type: GrantFiled: January 20, 2012Date of Patent: February 24, 2015Assignee: Micron Technology, Inc.Inventors: Andrea Redaelli, Giorgio Servalli, Pietro Petruzza, Cinzia Perrone
-
Patent number: 8951832Abstract: Variable-resistance memory material cells are contacted by vertical bottom spacer electrodes. Variable-resistance material memory spacer cells are contacted along the edge by electrodes. Processes include the formation of the bottom spacer electrodes as well as the variable-resistance material memory spacer cells. Devices include the variable-resistance memory cells.Type: GrantFiled: March 17, 2014Date of Patent: February 10, 2015Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20150037929Abstract: Provided are a substrate treating apparatus and method of manufacturing a phase-change layer having superior deposition characteristics. The substrate treating method of manufacturing a phase-change memory includes forming a bottom electrode on a substrate on which a pattern is formed, performing surface treating for removing impurities generated or remaining on a surface of the substrate while the bottom electrode is formed, performing nitriding on the surface of the substrate from which the impurities are removed, and successively depositing a phase-change layer and a top electrode on the bottom electrode.Type: ApplicationFiled: October 30, 2012Publication date: February 5, 2015Inventors: Ju Hwan Park, Dong Ho Ryu, Byung Chul Cho
-
Patent number: 8946666Abstract: A phase change material comprises GexSbyTez, wherein a Ge atomic concentration x is within a range from 30% to 65%, a Sb atomic concentration y is within a range from 13% to 27% and a Te atomic concentration z is within a range from 20% to 45%. A Ge-rich family of such materials is also described. A memory device, suitable for integrated circuits, comprising such materials is described.Type: GrantFiled: December 15, 2011Date of Patent: February 3, 2015Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Huai-Yu Cheng, Hsiang-Lan Lung, Simone Raoux, Yen-Hao Shih, Matthew J. Breitwisch
-
Patent number: 8946073Abstract: A phase change memory cell and a method for fabricating the phase change memory cell. The phase change memory cell includes a bottom electrode and a first non-conductive layer. The first non-conductive layer defines a first well, a first electrically conductive liner lines the first well, and the first well is filled with a phase change material in the phase change memory cell.Type: GrantFiled: August 5, 2013Date of Patent: February 3, 2015Assignee: International Business Machines CorporationInventors: Matthew J. BrightSky, Chung H. Lam, Jing Li, Alejandro G. Schrott, Norma E. Sosa Cortes
-
Patent number: 8945980Abstract: A method is provided for forming an alkali metal-doped solution-processed metal chalcogenide. A first solution is formed that includes a first material group of metal salts, metal complexes, or combinations thereof, dissolved in a solvent. The first material group may include one or more of the following elements: copper (Cu), indium (In), and gallium (Ga). An alkali metal-containing material is added to the first solution, and the first solution is deposited on a conductive substrate. The alkali metal-containing material may be sodium (Na). An alkali metal-doped first intermediate film results, comprising metal precursors from corresponding members of the first material group. Then, thermally annealing is performed in an environment of selenium (Se), Se and hydrogen (H2), hydrogen selenide (H2Se), sulfur (S), S and H2, hydrogen sulfide (H2S), or combinations thereof. The metal precursors in the alkali metal-doped first intermediate film are transformed, and an alkali metal-doped chalcogenide layer is formed.Type: GrantFiled: February 21, 2013Date of Patent: February 3, 2015Assignee: Sharp Laboratories of America, Inc.Inventors: Sean Vail, Gary Foley, Alexey Koposov
-
Patent number: 8946669Abstract: A method for forming a resistive memory device includes providing a substrate comprising a first metal material, forming a conductive silicon-bearing layer on top of the first metal material, wherein the conductive silicon-bearing layer comprises an upper region and a lower region, and wherein the lower region is adjacent to the first metal material, forming an amorphous layer from the upper region of the conductive silicon-bearing layer, and disposing an active metal material above the amorphous layer.Type: GrantFiled: August 15, 2012Date of Patent: February 3, 2015Assignee: Crossbar, Inc.Inventors: Sung Hyun Jo, Kuk-Hwan Kim, Tanmay Kumar
-
Patent number: 8940577Abstract: A programmable metallization cell (PMC) that includes an active electrode; a nanoporous layer disposed on the active electrode, the nanoporous layer comprising a plurality of nanopores and a dielectric material; and an inert electrode disposed on the nanoporous layer. Other embodiments include forming the active electrode from silver iodide, copper iodide, silver sulfide, copper sulfide, silver selenide, or copper selenide and applying a positive bias to the active electrode that causes silver or copper to migrate into the nanopores. Methods of formation are also disclosed.Type: GrantFiled: September 14, 2012Date of Patent: January 27, 2015Assignee: Seagate Technology LLCInventors: Venkatram Venkatasamy, Ming Sun, Michael Xuefei Tang
-
Patent number: 8941090Abstract: A resistive memory device capable of implementing a multi-level cell, a method of fabricating the same, and a memory apparatus and data processing system including the same are provided. The resistive memory device includes a lower electrode, a first phase-change material layer formed over the lower electrode, a second phase-change material layer formed to surround an outer sidewall of the first phase-change material layer, and an upper electrode formed over the first phase-change material layer and the second phase-change material layer.Type: GrantFiled: December 19, 2012Date of Patent: January 27, 2015Assignee: SK Hynix Inc.Inventor: Sung Min Lee
-
Patent number: 8932900Abstract: A fine pitch phase change random access memory (“PCRAM”) design and method of fabricating same are disclosed. One embodiment is a phase change memory (“PCM”) cell comprising a spacer defining a rectangular reaction area and a phase change material layer disposed within the reaction area. The PCM cell further comprises a protection layer disposed over the GST film layer and within the area defined by the spacer; and a capping layer disposed over the protection layer and the spacer.Type: GrantFiled: August 24, 2011Date of Patent: January 13, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsun-Kai Tsao, Ming-Huei Shen, Shih-Chang Liu, Yeur-Luen Tu, Chia-Shiung Tsai
-
Patent number: 8932897Abstract: A phase change memory cell includes a first contact, a phase change region above and in contact with the first contact, an electrode region, and a second contact above and in contact with the electrode region. The phase change region surrounds the electrode region. The electrode region has a first surface in contact with the phase change region and a second surface in contact with the second contact, and the second surface is wider than the first surface.Type: GrantFiled: February 20, 2014Date of Patent: January 13, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Huei Shen, Tsun Kai Tsao, Shih-Chang Liu, Chia-Shiung Tsai
-
Patent number: 8932901Abstract: A memory device includes a substrate and a memory array on the substrate. The memory array includes memory cells including stressed phase change materials in a layer of encapsulation materials. The memory cells may include memory cell structures such as mushroom-type memory cell structures, bridge-type memory cell structures, active-in-via type memory cell structures, and pore-type memory cell structures. The stressed phase change materials may comprise GST (GexSbxTex) materials in general and Ge2Sb2Te5 in particular. To manufacture the memory device, a substrate is first fabricated. Memory cells including phase change materials in a layer of encapsulation materials are formed on a front side of the substrate. A tensile or compressive stress is induced into the phase change materials on the front side of the substrate.Type: GrantFiled: April 19, 2012Date of Patent: January 13, 2015Assignee: Macronix International Co., Ltd.Inventor: Huai-Yu Cheng
-
Patent number: 8933430Abstract: A variable resistance memory device and a method of manufacturing the same are provided. The variable resistance memory device includes a multi-layered insulating layer including a plurality of holes formed on a semiconductor substrate, a lower electrode formed in a bottom of each of the holes, a first spacer formed on the lower electrode and a sidewall of each of the holes, a second spacer formed on an upper sidewall of the first spacer, a third spacer formed on a lower sidewall of the first spacer below the second spacer, a variable resistance part that is formed on the lower electrode has a height lower than a height of a top of each hole, and an upper electrode formed on the variable resistance part to be buried in each hole.Type: GrantFiled: October 2, 2013Date of Patent: January 13, 2015Assignee: SK Hynix Inc.Inventors: Ha Chang Jung, Gi A Lee
-
Patent number: 8927328Abstract: A 3D semiconductor device and a method of manufacturing the same are provided. The method includes forming a first semiconductor layer including a common source node on a semiconductor substrate, forming a transistor region on the first semiconductor layer, wherein the transistor region includes a horizontal channel region substantially parallel to a surface of the semiconductor substrate, and source and drain regions branched from the horizontal channel region to a direction substantially perpendicular to the surface of the semiconductor substrate, processing the first semiconductor layer to locate the common source node corresponding to the source region, forming a gate in a space between the source region and the drain region, forming heating electrodes on the source region and the drain region, and forming resistance variable material layers on the exposed heating electrodes.Type: GrantFiled: October 18, 2013Date of Patent: January 6, 2015Assignee: SK Hynix Inc.Inventor: Suk Ki Kim
-
Patent number: 8921154Abstract: Embodiments of the invention include a nonvolatile memory device that contains nonvolatile resistive random access memory device with improved device performance and lifetime. In some embodiments, nonvolatile resistive random access memory device includes a diode, a metal silicon nitride embedded resistor, and a resistive switching layer disposed between a first electrode layer and a second electrode layer. In some embodiments, the method of forming a resistive random access memory device includes forming a diode, forming a metal silicon nitride embedded resistor, forming a first electrode layer, forming a second electrode layer, and forming a resistive switching layer disposed between the first electrode layer and the second electrode layer.Type: GrantFiled: August 26, 2014Date of Patent: December 30, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Mihir Tendulkar, David Chi
-
Patent number: 8916411Abstract: A gallium-containing alloy is formed on the light-receiving surface of a CIGS absorber layer, and, in conjunction with a subsequent selenization or anneal process, is converted to a gallium-rich region at the light-receiving surface of the CIGS absorber layer. A second gallium-rich region is formed at the back contact surface of the CIGS absorber layer during selenization, so that the CIGS absorber layer has a double-graded gallium concentration that increases toward the light-receiving surface and toward the back contact surface of the CIGS absorber layer. The double-graded gallium concentration advantageously produces a double-graded bandgap profile for the CIGS absorber layer.Type: GrantFiled: September 4, 2014Date of Patent: December 23, 2014Assignee: Intermolecular, Inc.Inventor: Haifan Liang
-
Patent number: 8916847Abstract: A variable resistance memory device includes a plurality of first conductive lines extended in a first direction, a plurality of second conductive lines arranged over or under the first conductive lines and extended in a second direction crossing the first direction, an insulating layer disposed between the first conductive lines and the second conductive lines and having a trench extended in the second direction and defined by a first side wall and a second sidewall facing each other and a bottom surface connecting the first sidewall and the second sidewall, and a variable resistance material layer formed on the first and second sidewalls and the bottom surface of the trench, wherein the first and second sidewalls of the trench overlap two adjacent second conductive lines, respectively.Type: GrantFiled: December 19, 2012Date of Patent: December 23, 2014Assignee: SK Hynix Inc.Inventors: Hyun-Min Lee, Jung-Taik Cheong
-
Patent number: 8916414Abstract: To form a memory cell with a phase change element, a hole is formed through an insulator to a bottom electrode, and a phase change material is deposited on the insulator surface covering the hole. A confining structure is formed over the phase change material so the phase change material expands into the hole when heated to melting to become electrically connected to the bottom electrode. A top electrode is formed over and electrically connects to the phase change material. The bottom electrode can include a main portion and an extension having a reduced lateral dimension. The confining structure can include capping material having a higher melting temperature than the phase change material, and sufficient tensile strength to ensure the phase change material moves into the hole when the phase change material melts and expands. The hole can be a J shaped hole.Type: GrantFiled: September 26, 2013Date of Patent: December 23, 2014Assignee: Macronix International Co., Ltd.Inventors: Huai-Yu Cheng, Hsiang-Lan Lung
-
Patent number: 8912425Abstract: The inventors demonstrate herein that homogeneous Ag-doped PbTe/Ag2Te composites exhibit high thermoelectric performance (˜50% over La-doped composites) associated with an inherent temperature induced gradient in the doping concentration caused by the temperature-dependent solubility of Ag in the PbTe matrix. This method provides a new mechanism to achieve a higher thermoelectric efficiency afforded by a given material system, and is generally applicable to other thermoelectric materials.Type: GrantFiled: October 19, 2011Date of Patent: December 16, 2014Assignee: California Institute of TechnologyInventors: G. Jeffrey Snyder, Yanzhong Pei
-
Patent number: 8907314Abstract: Molybdenum oxide can be used to form switching elements in a resistive memory device. The atomic ratio of oxygen to molybdenum can be between 2 and 3. The molybdenum oxide exists in various Magneli phases, such as Mo13O33, Mo4O11, Mo17O47, Mo8O23, or Mo9O26. An electric field can be established across the switching layers, for example, by applying a set or reset voltage. The electric field can cause movement of the oxygen charges, e.g., O2? ions, changing the composition profile of the switching layers, forming bistable states, including a high resistance state with MoO3 and a low resistance state with MoOx (x<3).Type: GrantFiled: December 27, 2012Date of Patent: December 9, 2014Assignee: Intermolecular, Inc.Inventors: Sergey Barabash, Tony P. Chiang, Dipankar Pramanik
-
Patent number: 8906736Abstract: A nonvolatile memory element is disclosed comprising a first electrode, a near-stoichiometric metal oxide memory layer having bistable resistance, and a second electrode in contact with the near-stoichiometric metal oxide memory layer. At least one electrode is a resistive electrode comprising a sub-stoichiometric transition metal nitride or oxynitride, and has a resistivity between 0.1 and 10 ?cm. The resistive electrode provides the functionality of an embedded current-limiting resistor and also serves as a source and sink of oxygen vacancies for setting and resetting the resistance state of the metal oxide layer. Novel fabrication methods for the second electrode are also disclosed.Type: GrantFiled: September 8, 2014Date of Patent: December 9, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Hieu Pham, Vidyut Gopal, Imran Hashim, Tim Minvielle, Dipankar Pramanik, Yun Wang, Takeshi Yamaguchi, Hong Sheng Yang
-
Patent number: 8907313Abstract: An internal electrical field in a resistive memory element can be formed to reduce the forming voltage. The internal electric field can be formed by incorporating one or more charged layers within the switching dielectric layer of the resistive memory element. The charged layers can include adjacent charge layers to form dipole layers. The charged layers can be formed at or near the interface of the switching dielectric layer with an electrode layer. Further, the charged layer can be oriented with lower valence substitution side towards lower work function electrode, and higher valence substitution side towards higher work function electrode.Type: GrantFiled: December 18, 2012Date of Patent: December 9, 2014Assignee: Intermolecular, Inc.Inventors: Sergey Barabash, Charlene Chen, Dipankar Pramanik
-
Patent number: 8901526Abstract: A variable resistive memory device capable of reducing contact resistance by including a contact layer having low contact resistance, the variable resistive memory device including a substrate comprising an active region; a gate line on the substrate; a first contact layer electrically connected to the active region; a memory cell contact plug electrically connected to the first contact layer; and a variable resistive memory cell electrically connected to the memory cell contact plug, wherein the first contact layer has less contact resistance with respect to the active region than the memory cell contact plug.Type: GrantFiled: January 30, 2013Date of Patent: December 2, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-hyung Nam, Yong-kwan Kim, Ho-joong Lee, Pulunsol Cho
-
Patent number: 8901531Abstract: A magnetic memory with a memory layer having magnetization, the direction of magnetization of which changes according to information recorded therein; a reference layer having a fixed magnetization against which magnetization of the memory layer can be compared; a nonmagnetization layer between the memory layer and the reference layer; and an electrode on one side of the memory layer facing away from the reference layer, wherein, the memory device memorizes the information by reversal of the magnetization of the memory layer by a spin torque generated when a current flows between the memory layer, the nonmagnetization layer and the reference layer, and a heat conductivity of a center portion of the electrode is lower than a heat conductivity of surroundings thereof. The memory and reference preferably have vertical magnetizations.Type: GrantFiled: March 11, 2014Date of Patent: December 2, 2014Assignee: Sony CorporationInventors: Hiroyuki Ohmori, Masanori Hosomi, Kazuhiro Bessho, Yutaka Higo, Kazutaka Yamane, Hiroyuki Uchida
-
Patent number: 8901528Abstract: A PCRAM device and a method of manufacturing the same are provided. The PCRAM device includes a semiconductor substrate, and a PN diode formed on the semiconductor substrate and including a layer interposed therein to suppress thermal diffusion of ions.Type: GrantFiled: December 14, 2012Date of Patent: December 2, 2014Assignee: SK Hynix Inc.Inventors: Jin Ku Lee, Min Yong Lee, Jong Chul Lee
-
Patent number: 8900917Abstract: An embodiment is to include a staggered (top gate structure) thin film transistor in which an oxide semiconductor film containing In, Ga, and Zn is used as a semiconductor layer and a buffer layer is provided between the semiconductor layer and a source and drain electrode layers. A metal oxide layer having higher carrier concentration than the semiconductor layer is provided intentionally as the buffer layer between the source and drain electrode layers and the semiconductor layer, whereby an ohmic contact is formed.Type: GrantFiled: May 7, 2013Date of Patent: December 2, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hidekazu Miyairi, Kengo Akimoto, Kojiro Shiraishi
-
Patent number: 8895953Abstract: A programmable memory element can include an insulating layer formed over a bottom structure; an opening formed in the insulating layer; a sidewall structure formed next to side surfaces of the opening; a tapered structure formed within the opening adjacent to the sidewall structure; and a solid electrolyte forming at least a portion of a structure selected from: the bottom structure, the sidewall structure, and the tapered structure.Type: GrantFiled: July 10, 2012Date of Patent: November 25, 2014Assignee: Adesto Technologies CorporationInventors: Jeffrey Allan Shields, John Ross Jameson, Wei Ti Lee
-
Patent number: 8890105Abstract: A nonvolatile memory according to an embodiment includes a first wiring line; a second wiring line arranged above the first wiring line and extending in a direction crossing the first wiring line; and a resistance change layer arranged in an intersection region of the first wiring line the second wiring line, the second wiring line including a first member extending in the direction in which the second wiring line extends, and an electrode layer containing a metal element arranged on a side surface of the first member along the direction in which the second wiring line extends, a lower surface of the electrode layer being in contact with an upper surface of the resistance change layer.Type: GrantFiled: November 28, 2012Date of Patent: November 18, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Kiyohito Nishihara
-
Patent number: 8890106Abstract: A hybrid circuit comprises a nitride-based transistor portion and a memristor portion. The transistor includes a source and a drain and a gate for controlling conductance of a channel region between the source and the drain. The memristor includes a first electrode and a second electrode separated by an active switching region. The source or drain of the transistor forms one of the electrodes of the memristor.Type: GrantFiled: December 18, 2012Date of Patent: November 18, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jianhua Yang, Gilberto Medeiros Ribeiro, Byung-Joon Choi, Stanley Williams
-
Patent number: 8889478Abstract: Provided is a method for manufacturing a variable resistance nonvolatile semiconductor memory element, and a nonvolatile semiconductor memory element which make it possible to operate at a low voltage and high speed when initial breakdown is caused, and exhibit favorable diode element characteristics. The method for manufacturing the nonvolatile semiconductor memory element includes, after forming a top electrode of a variable resistance element and at least before forming a top electrode of an MSM diode element, oxidizing to insulate a portion of a variable resistance film in a region around an end face of a variable resistance layer.Type: GrantFiled: November 18, 2011Date of Patent: November 18, 2014Assignee: Panasonic CorporationInventors: Takumi Mikawa, Yukio Hayakawa, Yoshio Kawashima, Takeki Ninomiya
-
Patent number: 8883602Abstract: Memory devices having memory cells comprising variable resistance material include an electrode comprising a single nanowire. Various methods may be used to form such memory devices, and such methods may comprise establishing contact between one end of a single nanowire and a volume of variable resistance material in a memory cell. Electronic systems include such memory devices.Type: GrantFiled: December 3, 2010Date of Patent: November 11, 2014Assignee: Micron Technology, Inc.Inventors: Jun Liu, Michael P. Violette
-
Publication number: 20140329357Abstract: Precursors for use in depositing tellurium-containing films on substrates such as wafers or other microelectronic device substrates, as well as associated processes of making and using such precursors, and source packages of such precursors. The precursors are useful for deposition of Ge2Sb2Te5 chalcogenide thin films in the manufacture of nonvolatile Phase Change Memory (PCM), by deposition techniques such as chemical vapor deposition (CVD) and atomic layer deposition (ALD).Type: ApplicationFiled: July 16, 2014Publication date: November 6, 2014Inventors: Matthias Stender, Chongying Xu, Tianniu Chen, William Hunks, Philip S.H. Chen, Jeffrey F. Roeder, Thomas H. Baum
-
Patent number: 8878154Abstract: A circuit including a semiconductor device having a set of space-charge control electrodes is provided. The set of space-charge control electrodes is located between a first terminal, such as a gate or a cathode, and a second terminal, such as a drain or an anode, of the device. The circuit includes a biasing network, which supplies an individual bias voltage to each of the set of space-charge control electrodes. The bias voltage for each space-charge control electrode can be: selected based on the bias voltages of each of the terminals and a location of the space-charge control electrode relative to the terminals and/or configured to deplete a region of the channel under the corresponding space-charge control electrode at an operating voltage applied to the second terminal.Type: GrantFiled: November 20, 2012Date of Patent: November 4, 2014Assignee: Sensor Electronic Technology, Inc.Inventors: Grigory Simin, Michael Shur, Remigijus Gaska
-
Patent number: 8878155Abstract: A chalcogenide-based programmable conductor memory device and method of forming the device, wherein a nanoparticle is provided between an electrode and a chalcogenide glass region. The method of forming the nanoparticle utilizes a template over the electrode or random deposition of the nanoparticle.Type: GrantFiled: December 9, 2011Date of Patent: November 4, 2014Assignee: Micron Technology, Inc.Inventors: Jun Liu, Kristy A. Campbell
-
Patent number: 8872150Abstract: Some embodiments include memory constructions having a plurality of bands between top and bottom electrically conductive materials. The bands include chalcogenide bands alternating with non-chalcogenide bands. In some embodiments, there may be least two of the chalcogenide bands and at least one of the non-chalcogenide bands. In some embodiments, the memory cells may be between a pair of electrodes; with one of the electrodes being configured as a lance, angled plate, container or beam. In some embodiments, the memory cells may be electrically coupled with select devices, such as, for example, diodes, field effect transistors or bipolar junction transistors.Type: GrantFiled: April 1, 2014Date of Patent: October 28, 2014Assignee: Micron Technology, Inc.Inventors: Andrea Redaelli, Agostino Pirovano
-
Patent number: 8872148Abstract: A phase-change memory device includes a diode, a plug, a doping layer pattern, a phase-change layer pattern and an upper electrode. The diode is disposed on a substrate. The plug is disposed on the diode and has a bottom surface whose area is equal to the area of a top surface of the diode. The plug is formed of metal or a conductive metallic compound. The doping layer pattern is disposed on the plug and has a bottom surface whose area is equal to the area of a top surface of the plug, and includes the same metal or conductive metallic compound as the plug. The phase-change layer pattern is disposed on the doping layer pattern. The upper electrode is disposed on the phase-change layer pattern.Type: GrantFiled: January 7, 2013Date of Patent: October 28, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Doo-Hwan Park, Gyu-Hwan Oh, Jeong-Min Park, Kyung-Min Chung
-
Patent number: 8871564Abstract: Provided are resistive random access memory (ReRAM) cells having diffusion barrier layers formed from various materials, such as beryllium oxide or titanium silicon nitrides. Resistive switching layers used in ReRAM cells often need to have at least one inert interface such that substantially no materials pass through this interface. The other (reactive) interface may be used to introduce and remove defects from the resistive switching layers causing the switching. While some electrode materials, such as platinum and doped polysilicon, may form inert interfaces, these materials are often difficult to integrate. To expand electrode material options, a diffusion barrier layer is disposed between an electrode and a resistive switching layer and forms the inert interface with the resistive switching layer. In some embodiments, tantalum nitride and titanium nitride may be used for electrodes separated by such diffusion barrier layers.Type: GrantFiled: February 28, 2014Date of Patent: October 28, 2014Assignee: Intermolecular, Inc.Inventors: Yun Wang, Imran Hashim
-
Patent number: 8866118Abstract: A nonvolatile memory device contains a resistive switching memory element with improved device switching performance and life and methods for forming the same. The nonvolatile memory device has a first layer on a substrate, a resistive switching layer on the first layer, and a second layer. The resistive switching layer is disposed between the first layer and the second layer and the resistive switching layer comprises a material having the same morphology as the top surface of the first layer. A method of forming a nonvolatile memory element in a ReRAM device includes forming a resistive switching layer on a first layer and forming a second layer, so that the resistive switching layer is disposed between the first layer and the second layer. The resistive switching layer comprises a material formed with the same morphology as the top surface of the first layer.Type: GrantFiled: December 21, 2012Date of Patent: October 21, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Federico Nardi, Yun Wang
-
Publication number: 20140308776Abstract: A method of forming a phase change material which having germanium and tellurium therein includes depositing a germanium-containing material over a substrate. Such material includes elemental-form germanium. A gaseous tellurium-comprising precursor is flowed to the germanium-comprising material and tellurium is removed from the gaseous precursor to react with the elemental-form germanium in the germanium-comprising material to form a germanium and tellurium-comprising compound of a phase change material over the substrate. Other implementations are disclosed.Type: ApplicationFiled: June 24, 2014Publication date: October 16, 2014Inventors: Eugene P. Marsh, Timothy A. Quick, Stefan Uhlenbrock
-
Patent number: 8859327Abstract: According to one embodiment, a non-volatile semiconductor memory device includes: a semiconductor substrate; a plurality of first lines; a plurality of second lines; and a plurality of non-volatile memory cells arranged at positions where the plurality of first lines intersect with the plurality of second lines, wherein each of the plurality of non-volatile memory cells includes a resistance change element and a rectifying element connected in series to the resistance change element, and a resistance change film continuously extending over the plurality of second lines is arranged between the plurality of first lines and the plurality of second lines, and the resistance change element includes a portion where the first line intersect with the second line in the resistance change film.Type: GrantFiled: April 23, 2013Date of Patent: October 14, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Hiroyuki Nansei
-
Patent number: 8859329Abstract: Some embodiments include memory cells having programmable material between a pair of electrodes. The programmable material includes a material selected from the group consisting of a metal silicate with a ratio of metal to silicon within a range of from about 2 to about 6, and metal aluminate with a ratio of metal to aluminum within a range of from about 2 to about 6. Some embodiments include methods of forming memory cells. First electrode material is formed. Programmable material is formed over the first electrode material, with the programmable material including metal silicate and/or metal aluminate. Second electrode material is formed over the programmable material, and then an anneal is conducted at a temperature within a range of from about 300° C. to about 500° C. for a time of from about 1 minute to about 1 hour.Type: GrantFiled: April 23, 2014Date of Patent: October 14, 2014Assignee: Micron Technology, Inc.Inventors: D. V. Nirmal Ramaswamy, Murali Balakrishnan, Alessandro Torsi, Noel Rocklein
-
Patent number: 8859328Abstract: A nonvolatile memory element is disclosed comprising a first electrode, a near-stoichiometric metal oxide memory layer having bistable resistance, and a second electrode in contact with the near-stoichiometric metal oxide memory layer. At least one electrode is a resistive electrode comprising a sub-stoichiometric transition metal nitride or oxynitride, and has a resistivity between 0.1 and 10 ?cm. The resistive electrode provides the functionality of an embedded current-limiting resistor and also serves as a source and sink of oxygen vacancies for setting and resetting the resistance state of the metal oxide layer. Novel fabrication methods for the second electrode are also disclosed.Type: GrantFiled: April 16, 2014Date of Patent: October 14, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Hieu Pham, Vidyut Gopal, Imran Hashim, Tim Minvielle, Dipankar Pramanik, Yun Wang, Takeshi Yamaguchi, Hong Sheng Yang
-
Patent number: 8853665Abstract: Some embodiments include a construction having oxygen-sensitive structures directly over spaced-apart nodes. Each oxygen-sensitive structure includes an angled plate having a horizontal portion along a top surface of a node and a non-horizontal portion extending upwardly from the horizontal portion. Each angled plate has an interior sidewall where an inside corner is formed between the non-horizontal portion and the horizontal portion, an exterior sidewall in opposing relation to the interior sidewall, and lateral edges. Bitlines are over the oxygen-sensitive structures, and have sidewalls extending upwardly from the lateral edges of the oxygen-sensitive structures. A non-oxygen-containing structure is along the interior sidewalls, along the exterior sidewalls, along the lateral edges, over the bitlines, and along the sidewalls of the bitlines. Some embodiments include memory arrays, and methods of forming memory cells.Type: GrantFiled: July 18, 2012Date of Patent: October 7, 2014Assignee: Micron Technology, Inc.Inventors: Fabio Pellizzer, Cinzia Perrone
-
Patent number: 8853660Abstract: Semiconductor devices include lower interconnections, upper interconnections crossing over the lower interconnections, selection components disposed at crossing points of the lower interconnections and the upper interconnections, respectively, and memory components disposed between the selection components and the upper interconnections. Each of the selection components may include a semiconductor pattern having a first sidewall and a second sidewall. The first sidewall of the semiconductor pattern may have a first upper width and a first lower width that is greater than the first upper width. The second sidewall of the semiconductor pattern may have a second upper width and a second lower width that is substantially equal to the second upper width.Type: GrantFiled: November 5, 2012Date of Patent: October 7, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: JaeJong Han, Sungun Kwon, Jinhye Bae, Kongsoo Lee, Seong Hoon Jeong, Yoongoo Kang, Ho-Kyun An
-
Patent number: 8852996Abstract: Provided are carbon doped resistive switching layers, resistive random access memory (ReRAM) cells including these layers, as well as methods of forming thereof. Carbon doping of metal containing materials creates defects in these materials that allow forming and breaking conductive paths as evidenced by resistive switching. Relative to many conventional dopants, carbon has a lower diffusivity in many suitable base materials. As such, these carbon doped materials exhibit structural stability and consistent resistive switching over many operating cycles. Resistive switching layers may include as much as 30 atomic percent of carbon, making the dopant control relatively simple and flexible. Furthermore, carbon doping has acceptor characteristics resulting in a high resistivity and low switching currents, which are very desirable for ReRAM applications. Carbon doped metal containing layer may be formed from metalorganic precursors at temperatures below saturation ranges of atomic layer deposition.Type: GrantFiled: December 20, 2012Date of Patent: October 7, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Yun Wang, Tony P. Chiang, Tim Minvielle, Takeshi Yamaguchi
-
Patent number: 8852993Abstract: A gallium-containing alloy is formed on the light-receiving surface of a CIGS absorber layer, and, in conjunction with a subsequent selenization or anneal process, is converted to a gallium-rich region at the light-receiving surface of the CIGS absorber layer. A second gallium-rich region is formed at the back contact surface of the CIGS absorber layer during selenization, so that the CIGS absorber layer has a double-graded gallium concentration that increases toward the light-receiving surface and toward the back contact surface of the CIGS absorber layer. The double-graded gallium concentration advantageously produces a double-graded bandgap profile for the CIGS absorber layer.Type: GrantFiled: February 21, 2014Date of Patent: October 7, 2014Assignee: Intermolecular, Inc.Inventor: Haifan Liang
-
Patent number: 8846438Abstract: A solar cell includes an absorber layer formed of a CIGAS, copper, indium, gallium, aluminum, and selenium. A method for forming the absorber layer provides for using an indium-aluminum target and depositing an aluminum-indium film as a metal precursor layer using sputter deposition. Additional metal precursor layers such as a CuGa layer are also provided and a thermal processing operation causes the selenization of the metal precursor layers. The thermal processing operation/selenization operation converts the metal precursor layers to an absorber layer. In some embodiments, the absorber layer includes a double graded chalcopyrite-based bandgap.Type: GrantFiled: March 19, 2014Date of Patent: September 30, 2014Assignee: TSMC Solar Ltd.Inventors: Wen-Tsai Yen, Chung-Hsien Wu, Shih-Wei Chen, Wen-Chin Lee
-
Patent number: 8847187Abstract: Embodiments of the invention include a nonvolatile memory device that contains nonvolatile resistive random access memory device with improved device performance and lifetime. In some embodiments, nonvolatile resistive random access memory device includes a diode, a metal silicon nitride embedded resistor, and a resistive switching layer disposed between a first electrode layer and a second electrode layer. In some embodiments, the method of forming a resistive random access memory device includes forming a diode, forming a metal silicon nitride embedded resistor, forming a first electrode layer, forming a second electrode layer, and forming a resistive switching layer disposed between the first electrode layer and the second electrode layer.Type: GrantFiled: December 3, 2012Date of Patent: September 30, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Mihir Tendulkar, David Chi
-
Patent number: RE45356Abstract: Provided are a phase-change memory device using a phase-change material having a low melting point and a high crystallization speed, and a method of fabricating the same. The phase-change memory device includes an antimony (Sb)-selenium (Se) chalcogenide SbxSe100-x phase-change material layer contacting a heat-generating electrode layer exposed through a pore and filling the pore. Due to the use of SbxSe100-x in the phase-change material layer, a higher-speed, lower-power consumption phase-change memory device than a GST memory device can be manufactured.Type: GrantFiled: June 16, 2011Date of Patent: February 3, 2015Assignee: Electronics and Telecommunications Research InstituteInventors: Sung Min Yoon, Nam Yeal Lee, Sang Ouk Ryu, Seung Yun Lee, Young Sam Park, Kyu Jeong Choi, Byoung Gon Yu