Possessing Thermal Dissipation Structure (i.e., Heat Sink) Patents (Class 438/122)
-
Publication number: 20140183711Abstract: In accordance with an embodiment of the present invention, a semiconductor device has a substrate having a first surface and a second surface opposite the first surface. Also, the substrate has a first hole. A plurality of leads is disposed over the first surface of the substrate and a die paddle is disposed in the first hole. Additionally, an encapsulant is disposed on the die paddle and the plurality of leads.Type: ApplicationFiled: January 3, 2013Publication date: July 3, 2014Applicant: INFINEON TECHNOLOGIES AGInventor: Tyrone Jon Donato Soller
-
Publication number: 20140183699Abstract: A method of forming an on-chip heat sink includes forming a device on a substrate. The method also includes forming a plurality of insulator layers over the device. The method further includes forming a heat sink in at least one of the plurality of insulator layers and proximate to the device. The heat sink includes a reservoir of phase change material having a melting point temperature that is less than an upper limit of a design operating temperature of the chip.Type: ApplicationFiled: December 31, 2012Publication date: July 3, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: INTERNATIONAL BUSINESS MACHINES CORPORATION
-
Publication number: 20140183712Abstract: An integrated circuit package includes a substrate having first and second surfaces and a plurality of conductive traces therebetween and a semiconductor die mounted on the first surface of the substrate. A plurality of wire bonds connect the semiconductor die to ones of the conductive traces of the substrate and an encapsulant encapsulates the wirebonds and the semiconductor die. A heat spreader has a cap, at least a portion of the cap extending inwardly toward and being spaced from the semiconductor die. The encapsulant fills the space between the portion of the cap and the semiconductor die. The heat spreader further has at least one sidewall extending from the cap, the at least one sidewall disposed on the substrate. A ball grid array is disposed on the second surface of the substrate, bumps of the ball grid array being in electrical connection with ones of the conductive traces.Type: ApplicationFiled: December 17, 2013Publication date: July 3, 2014Applicant: UTAC Hong Kong LimitedInventors: Neil McLellan, Ming Wang Sze, Kwok Cheung Tsang, Wing Keung Lam, Wai Kit Tam
-
Patent number: 8766416Abstract: A semiconductor package includes a substrate having opposite first and second surfaces and a ground layer therein. Further, the second surface has at least a recessed portion for exposing portions of the ground layer. The semiconductor package further includes a semiconductor chip disposed on the first surface of the substrate; an encapsulant formed on the first surface of the substrate for encapsulating the semiconductor chip; and a metal layer covering the encapsulant and the substrate and extending to the recessed portion for electrically connecting the ground layer. As such, the space for circuit layout is increased and the circuit layout flexibility is improved.Type: GrantFiled: April 27, 2012Date of Patent: July 1, 2014Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Tsung-Hsien Hsu, Hao-Ju Fang, Hsin-Lung Chung
-
Patent number: 8766429Abstract: A semiconductor package includes a first package including a first wiring board and at least one first semiconductor chip mounted on the first wiring board, a second package stacked on the first package. The second package includes a second wiring board and at least one second semiconductor chip mounted on the second wiring board. The semiconductor package further includes at least one connection terminal connecting a plurality of signal lines of the first and second wiring boards, respectively, with each other. The semiconductor package further includes at least one ground terminal connecting a plurality of ground lines of the first and second wiring boards, respectively, with each other, and includes a side surface, and a shielding member covering a top surface and a side surface of a structure including the first and second packages and the shielding member is disposed on the at least one ground terminal.Type: GrantFiled: October 25, 2012Date of Patent: July 1, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Yonghoon Kim
-
Patent number: 8765528Abstract: A method of making a microelectronic package, and a microelectronic package made according to the method. The method includes: bonding and thermally coupling a plurality of IC dies to an IHS panel to yield a die-carrying IHS panel, and mounting the die-carrying IHS panel onto a substrate panel including a plurality of package substrates by mounting perimeter ribs of the IHS panel to a corresponding pattern of sealant on the substrate panel and by mounting each of the plurality of dies to a corresponding one of the plurality of package substrates to yield a combination including the die-carrying IHS panel mounted to the substrate panel. Other embodiments are also disclosed and claimed.Type: GrantFiled: March 4, 2013Date of Patent: July 1, 2014Assignee: Intel CorporationInventors: Sabina J. Houle, James P Mellody
-
Patent number: 8765527Abstract: A method of assembling Redistributed Chip Package (RCP) semiconductor devices. An active die structure is encapsulated in a molding compound with internal electrical contacts of the active die structure positioned at an active face of an encapsulation layer. A dummy die structure is positioned at a back face of the encapsulation layer. A redistribution layer is formed at an active face of the encapsulation layer. The redistribution layer includes a layer of insulating material and redistribution electrical interconnections. The insulating material is built up with grooves along saw streets. External electrical contacts exposed at a surface of the redistribution layer are connected with the redistribution electrical interconnections. The dummy die structure is removed and then the semiconductor devices are singulated.Type: GrantFiled: June 13, 2013Date of Patent: July 1, 2014Assignee: Freescale Semiconductor, Inc.Inventor: Dominic Koey
-
Publication number: 20140175644Abstract: Methods of forming a microelectronic packaging structure and associated structures formed thereby are described. Those methods and structures may include attaching a device to a patch substrate, wherein the assembled device and patch substrate comprise a warpage, attaching the assembled device and patch substrate to an interposer to form a package structure, and then reflowing the package structure at a temperature below about 200 degrees Celsius to form a substantially flat package structure.Type: ApplicationFiled: December 20, 2012Publication date: June 26, 2014Inventors: Sriram Srinivasan, Ram S. Viswanath, Paul R. Start, Rajen S. Sidhu, Rajasekaran Swaminathan
-
Publication number: 20140179064Abstract: A method for fabricating a semiconductor system starts with providing a first component including a first semiconductor chip attached to a pad of a first metal leadframe made of a first metal sheet of high thermal conductivity. A second component including a second semiconductor chip attached to a pad of a second metal leadframe made of a second metal sheet wire-bondable on both surfaces is provided. The second component is encapsulated in a polymeric housing leaving un-encapsulated the lead surfaces facing away from the second chip. The polymeric housing of the second component is attached to the first chip using a layer of low thermal conductivity, whereby the un-encapsulated lead surfaces face away from the first chip. Bonding wires are connected to the un-encapsulated surfaces of the second component leads to the leads of the first component.Type: ApplicationFiled: February 25, 2014Publication date: June 26, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Matthew D. Romig, Marie-Solange Milleron
-
Patent number: 8759158Abstract: In aspects of the assembly jig and method of the invention, when a packaging substrate is curved concaving upward at temperatures of melting solder, the gap between the assembly jig and the packaging substrate can be made smaller than the dimension of the sum of the thickness of the semiconductor chip and the thickness of the melted solder by allowing a part of the bottom surface of the chip positioning piece to become always, or substantially always, in contact with the upper surface of the packaging substrate owing to the weight of the chip positioning jig itself. As a consequence, the semiconductor chip does not slip aside out of the opening of the chip positioning piece. Therefore, the semiconductor chip can be positioned accurately on the packaging substrate.Type: GrantFiled: December 4, 2013Date of Patent: June 24, 2014Assignee: Fuji Electric Co. LtdInventor: Hideaki Takahashi
-
Patent number: 8759157Abstract: A semiconductor device with efficient heat dissipating structures is disclosed. The semiconductor device includes a first semiconductor chip that is flip-chip mounted on a first substrate, a heat absorption portion that is formed between the first semiconductor chip and the first substrate, an outer connection portion that connects the first semiconductor chip to an external device and a heat conduction portion formed between the heat absorption portion and the outer connection portion to dissipate heat generated by the first semiconductor chip.Type: GrantFiled: August 13, 2013Date of Patent: June 24, 2014Assignee: Spansion LLCInventor: Masanori Onodera
-
Patent number: 8759956Abstract: Embodiments provide provides a chip package. The chip package may include a leadframe having a die pad and a plurality of lead fingers; a first chip attached to the die pad, the first chip being bonded to one or more of the lead fingers via a first set of wire bonds; a second chip bonded to one or more of the lead fingers via flip chip; and a heat slug attached to the second chip.Type: GrantFiled: July 5, 2012Date of Patent: June 24, 2014Assignee: Infineon Technologies AGInventor: Tyrone Jon Donato Soller
-
Publication number: 20140167248Abstract: An integrated power module includes a substantially planar insulated metal substrate having at least one cut-out region; at least one substantially planar ceramic substrate disposed within the cut-out region, wherein the ceramic substrate is framed on at least two sides by the insulated metal substrate, the ceramic substrate including a first metal layer on a first side and a second metal layer on a second side; at least one power semiconductor device coupled to the first side of the ceramic substrate; at least one control device coupled to a first surface of the insulated metal substrate; a power overlay electrically connecting the at least one semiconductor power device and the at least one control device; and a cooling fluid reservoir operatively connected to the second metal layer of the at least one ceramic substrate, wherein a plurality of cooling fluid passages are provided in the cooling fluid reservoir.Type: ApplicationFiled: December 19, 2012Publication date: June 19, 2014Applicant: General Electric CompanyInventors: Eladio Clemente Delgado, John Stanley Glaser, Brian Lynn Rowden
-
Publication number: 20140167246Abstract: A semiconductor device includes a substrate, a semiconductor element disposed on the substrate, a heat radiating plate disposed on the substrate and covering the semiconductor element, and a connection member connecting an upper surface of the semiconductor element and a lower surface of the heat radiating plate, wherein the connection member includes a first member being in contact with the upper surface of the semiconductor element and having a first melting point, a second member being in contact with the first member, having a larger area than the first member, and having a second melting point higher than the first melting point, and a third member interposed between the second member and the heat radiating plate, having an area smaller than the second member, and having a third melting point lower than the second melting point.Type: ApplicationFiled: February 20, 2014Publication date: June 19, 2014Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Takumi Ihara, Masami Mouri
-
Patent number: 8753924Abstract: An article of manufacture includes a semiconductor die (110) having an integrated circuit (105) on a first side of the die (110), a diffusion barrier (125) on a second side of the die (110) opposite the first side, a mat of carbon nanotubes (112) rooted to the diffusion barrier (125), a die attach adhesive (115) forming an integral mass with the mat (112) of the carbon nanotubes, and a die pad (120) adhering to the die attach adhesive and (115) and the mat (112) of carbon nanotubes for at least some thermal transfer between the die (110) and the die pad (120) via the carbon nanotubes (112). Other articles, integrated circuit devices, structures, and processes of manufacture, and assembly processes are also disclosed.Type: GrantFiled: March 8, 2012Date of Patent: June 17, 2014Assignee: Texas Instruments IncorporatedInventors: James Cooper Wainerdi, Luigi Colombo, John Paul Tellkamp, Robert Reid Doering
-
Patent number: 8753983Abstract: A method includes providing a silicon-containing die and providing a heat sink having a palladium layer over a first surface of the heat sink. A first gold layer is located over one of a first surface of the die or the palladium layer. The silicon-containing die is bonded to the heat sink, where bonding includes joining the silicon-containing die and the heat sink such that the first gold layer and the palladium layer are between the first surface of the silicon-containing die and the first surface of the heat sink, and heating the first gold layer and the palladium layer to form a die attach layer between the first surface of the silicon-containing die and the first surface of the heat sink, the die attach layer comprising a gold interface layer having a plurality of intermetallic precipitates, each of the plurality of intermetallic precipitates comprising palladium, gold, and silicon.Type: GrantFiled: January 7, 2010Date of Patent: June 17, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Jin-Wook Jang, Lalgudi M. Mahalingam, Audel A. Sanchez, Lakshminarayan Viswanathan
-
Patent number: 8754423Abstract: Embodiments provide a light emitting device package including a package body, at least one electrode pattern placed on the package body, at least one light emitting device electrically connected to the electrode pattern, a heat dissipation member inserted into the package body to thermally come into contact with the light emitting device, and a anti-fracture layer placed on the heat dissipation member. The anti-fracture layer vertically overlaps with at least a partial peripheral region of the heat dissipation member.Type: GrantFiled: September 24, 2013Date of Patent: June 17, 2014Assignee: LG Innotek Co., Ltd.Inventors: Byung Mok Kim, Bo Hee Kang, Ha Na Kim, Hiroshi Kodaira, Yuichiro Tanda, Satoshi Ozeki
-
Patent number: 8754521Abstract: A packaged semiconductor device includes a package substrate, a semiconductor die on the package substrate, an encapsulant over the semiconductor die and package substrate, and a heat spreader having a pedestal portion and an outer portion surrounding the pedestal portion. The encapsulant includes an opening within a perimeter of the semiconductor die. The bottom surface of the pedestal portion of the heat spreader faces the top surface of the semiconductor die, wherein a first portion of the opening and at least a portion of the encapsulant is between the bottom surface of the pedestal portion and the semiconductor die.Type: GrantFiled: March 13, 2013Date of Patent: June 17, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Burton J. Carpenter, Leo M. Higgins, III, Yuan Yuan
-
Publication number: 20140160677Abstract: An integrated circuit device including a die with a substrate with a first surface and a second surface opposite the first surface is provided. The die includes at least one circuit element positioned on the first surface. Formed on the second surface, is a wetting feature that includes an array of spaced-apart nanoscale structures and/or an array of spaced-apart microscale structures. The wetting feature also includes a wettability coating applied to at least a portion of the second surface. The integrated circuit device includes a spacer coupled to the die adjacent to the second surface. In addition, an injector plate is coupled to the spacer. The injector plate includes at least one microjet and at least one exit hole defined through the injector plate. The at least one exit hole is positioned adjacent to the at least one microjet.Type: ApplicationFiled: December 10, 2012Publication date: June 12, 2014Applicant: GENERAL ELECTRIC COMPANYInventors: Hendrik Pieter Jacobus de Bock, Stanton Earl Weaver, Jr., Raj Bahadur, Eric Ayres Browne, Gary Dwayne Mandrusiak
-
Publication number: 20140159216Abstract: A semiconductor module is configured such that heat radiation substrates are connected to lead frames and semiconductor chips are directly connected to the lead frames so that the semiconductor chips are not connected to the lead frames through conductive portions of the heat radiation substrates. Therefore, the conductive portion can have a solid shape without being divided. As such, an occurrence of curving of the heat radiation substrates is suppressed when a temperature is reduced from a high temperature to a room temperature after resin-sealing at the high temperature or the like. Therefore, connection between the semiconductor chip and the lead frames and connection between the lead frames and the heat radiation substrates enhance.Type: ApplicationFiled: August 9, 2012Publication date: June 12, 2014Applicant: DENSO CORPORATIONInventors: Hiroshi Ishino, Tomokazu Watanabe
-
Patent number: 8748913Abstract: An LED module includes a base, a circuit layer formed on the base and multiple LEDs each having an LED die connecting to the circuit layer. The circuit layer includes multiple connecting sections. Each connecting section includes a first connecting part and a second connecting part electrically insulating and spaced from each other. Each LED includes an electrode layer having a first section and a second section electrically insulated from the first section and respectively electrically connecting the first and second connecting parts of a corresponding connecting section. The LED die is electrically connected to the second section. A transparent electrically conductive layer is formed on the LED die and electrically connects the LED die to the first section of the electrode layer. An electrically insulating layer is located between the LED die and surrounding the LED die except where the transparent electrically conductive layer connects.Type: GrantFiled: November 29, 2011Date of Patent: June 10, 2014Assignee: Advanced Optoelectronics Technology, Inc.Inventors: Shih-Cheng Huang, Po-Min Tu
-
Patent number: 8748228Abstract: A semiconductor package including a package substrate having a chip mounting region and a peripheral region and including a ground layer formed in the peripheral region, first solder balls on the package substrate in the chip mounting region, second solder balls on the ground layer, at least one semiconductor chip stacked on the package substrate in the chip mounting region, and a package cap covering the semiconductor chip and contacting the package substrate in the peripheral region may be provided. The package cap is electrically connected to the second solder balls. Methods of fabricating the semiconductor package are also provided.Type: GrantFiled: August 17, 2012Date of Patent: June 10, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Tongsuk Kim, Jangwoo Lee, Heeseok Lee, Kyoungsei Choi
-
Publication number: 20140151871Abstract: A semiconductor device packaging system includes a substrate, a heat spreader, a stiffener attached to the substrate, and at least one die electrically coupled to the substrate and thermally coupled to the heat spreader. The semiconductor device packaging system further includes at least one stud coupled to one of the stiffener and the heat spreader and at least one orifice formed through one of the stiffener and the heat spreader. In addition, the at least one orifice is aligned with the at least one stud.Type: ApplicationFiled: December 2, 2013Publication date: June 5, 2014Applicant: General Electric CompanyInventor: Gamal Refai-Ahmed
-
Patent number: 8742555Abstract: A semiconductor device lead frame having enhanced mold locking features is provided. The lead frame has a flag with bendable edge features along the edge of the flag. Each edge feature is shaped to resist movement against encapsulating mold material in a plane of the edge feature. By bending a portion of the edge feature, improved mold locking of the flag is provided in multiple planes.Type: GrantFiled: August 30, 2011Date of Patent: June 3, 2014Inventors: Jian Wen, Darrel R. Frear, William G. McDonald
-
Patent number: 8742599Abstract: A method and system for uniquely identifying each semiconductor device die from a wafer is provided. Identifying features are associated with device die bond pads. In one embodiment, one or more tab features are patterned and associated with each of one or more device die bond pads. These features can represent a code (e.g., binary or ternary) that uniquely identifies each device die on the wafer. Each tab feature can be the same shape or different shapes, depending upon the nature of coding desired. Alternatively, portions of the one or more device die bond pads can be omitted as a mechanism for providing coded information, rather than adding portions to the device die bond pads.Type: GrantFiled: August 30, 2012Date of Patent: June 3, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Colby G. Rampley, Lawrence S. Klingbeil
-
Patent number: 8741694Abstract: Embodiments of the present disclosure describe semiconductor device packaging techniques and devices that incorporate a heat spreader into the insulating material of a packaged semiconductor device. In one embodiment, a device comprising a semiconductor device is coupled to a substrate, and insulating material covers (i) a portion of the semiconductor device and (ii) a portion of the substrate. The device also comprises a heat spreader embedded in the insulating material and the heat spreader is isolated from the substrate at least in part by the insulating material.Type: GrantFiled: November 8, 2013Date of Patent: June 3, 2014Assignee: Marvell International Ltd.Inventors: Chender Chen, Chenglin Liu, Shiann-Ming Liou
-
Patent number: 8735223Abstract: A method of forming a semiconductor device includes affixing a die to a heat sink to form a die and heat sink assembly and then placing the die and heat sink assembly on a support element. A semiconductor device includes a die and heat sink assembly disposed on a support element. The die and heat sink assembly is pre-assembled prior to being disposed on the support element.Type: GrantFiled: February 16, 2012Date of Patent: May 27, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Wei Gao, Zhiwei Gong, Dehong Ye, Huchang Zhang
-
Publication number: 20140138811Abstract: One aspect provides a semiconductor device. The semiconductor device, in this embodiment, includes a semiconductor substrate having a lower surface and an upper surface, as well as a heat-spreading lid configured to attach to the upper surface of the semiconductor substrate. In this embodiment, at least one of the semiconductor substrate or the heat-spreading lid has a plurality of openings extending entirely there through. The semiconductor device, in accordance with this aspect, further includes a plurality of fasteners operable to extend through the plurality of openings and engage the other of the semiconductor substrate or the heat-spreading lid to attach the semiconductor substrate and the heat-spreading lid.Type: ApplicationFiled: November 21, 2012Publication date: May 22, 2014Applicant: NVIDIA CORPORATIONInventors: Sunil Pandey, Jinsu Kwon, Ernie Opiniano
-
Publication number: 20140138854Abstract: Embodiments of the present disclosure are directed towards a thermal interface material for integrated circuit package assembly and associated techniques and configurations. In one embodiment, an apparatus includes a die and a layer of thermal interface material (TIM) thermally coupled with the die, the TIM including a polymer matrix and carbon filler having anisotropic thermal conductivity disposed in the polymer matrix, the polymer matrix being configured for deposition on the die in liquid form. Other embodiments may be described and/or claimed.Type: ApplicationFiled: November 21, 2012Publication date: May 22, 2014Inventor: Hitesh Arora
-
Patent number: 8730675Abstract: An electronic device including a housing including a frame member exposed to an outer surface of the electronic device; a circuit substrate disposed within the housing on which a plurality of electronic components are disposed; and a heat-radiating member provided in contact with or in close proximity to the electronic components disposed on the circuit substrate, and in contact with the frame member.Type: GrantFiled: February 24, 2012Date of Patent: May 20, 2014Assignees: Sony Corporation, Sony Mobile Communications ABInventors: Tatsuya Sano, Tetsuya Okuchi
-
Patent number: 8728872Abstract: A method includes preparing a bonding surface of a heat dissipating member, applying flux to the bonding surface of the heat dissipating member, and removing excess flux from the bonding surface so that minimal flux is provided. The method also includes preparing a die surface of an electronic device package, applying flux to the die surface, and removing excess flux from the die surface so that minimal flux is provided. The method further includes positioning a preform solder component on the die surface, positioning the heat dissipating member over the die surface and the preform solder component such that the flux layer of the bonding surface is in contact with the preform solder component, and reflowing the solder component using a reflow oven. A heat spreader is also described for use in the process.Type: GrantFiled: August 18, 2011Date of Patent: May 20, 2014Assignee: DY 4 Systems, Inc.Inventors: Ivan Straznicky, Peter Robert Lawrence Kaiser, Steven Drennan, Marc-Jason Renaud, Georges Francis Marquis
-
Publication number: 20140134805Abstract: A method of fabricating a semiconductor package is provided, including: providing a heat dissipating structure having a heat dissipating portion, a deformable supporting portion coupled to the heat dissipating portion, and a coupling portion coupled to the supporting portion; coupling a carrier having a semiconductor element carried thereon to the coupling portion of the heat dissipating structure to form between the carrier and the heat dissipating portion a receiving space for the semiconductor element to be received therein; and forming in the receiving space an encapsulant that encapsulates the semiconductor element. The use of the supporting portion enhances the bonding between the heat dissipating structure and a mold used for packaging, thereby preventing the heat dissipating structure from having an overflow of encapsulant onto an external surface of the heat-dissipating portion.Type: ApplicationFiled: April 9, 2013Publication date: May 15, 2014Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Shih-Yao Liu, Yueh-Ying Tsai, Yong-Liang Chen
-
Patent number: 8722465Abstract: Semiconductor dies are mounted on a heat sink array frame structure. The heat sink array frame structure and the semiconductor dies are assembled together with an insulating substrate that has a corresponding array of apertures on an adhesive tape. The semiconductor dies are connected electrically with electrical contacts on the insulating substrate. The semiconductor dies, heat sinks and electrical connections to the contacts are encapsulated with a mold compound and then the encapsulated array is de-taped and singulated.Type: GrantFiled: January 14, 2014Date of Patent: May 13, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Junhua Luo, Jinzhong Yao, Baoguan Yin
-
Publication number: 20140124914Abstract: A semiconductor packaging method is provided. The method includes providing a semiconductor substrate. The semiconductor substrate has a first surface and a second surface, and an electroplating seed layer on the first surface of the semiconductor substrate. The method also includes forming a plurality of columnar electrodes over the electroplating seed layer, where the columnar electrodes include first columnar electrodes and second columnar electrodes. Further, the method includes forming a diffusion barrier layer over the first columnar electrodes and the second columnar electrodes, forming a plurality of first solder balls over the diffusion barrier layer on the first columnar electrodes. The method also includes providing a packaging substrate having solder terminals corresponding to the first solder balls, and mounting the semiconductor substrate onto the packaging substrate in a flipped position, such that the first solder balls are connected with the solder terminals.Type: ApplicationFiled: November 7, 2013Publication date: May 8, 2014Applicant: NANTONG FUJITSU MICROELECTRONICS CO., LTD.Inventors: CHANG-MING LIN, YU-JUAN TAO
-
Patent number: 8716875Abstract: A semiconductor package includes a substrate having a first surface, a second surface that is opposite to the first surface, and an opening formed between the first surface of the substrate and the second surface of the substrate. One or more bonding wires electrically couple a first surface of a semiconductor die included in the semiconductor package to the first surface of the substrate through an opening of the substrate. A first electrically insulative structure is disposed to substantially fill an area between the first surface of the semiconductor die, the second surface of the substrate, and one or more interconnect bumps that electrically couple the semiconductor die to the substrate. The first electrically insulative structure substantially encapsulates the one or more bonding wires and substantially fills the opening of the substrate.Type: GrantFiled: January 18, 2013Date of Patent: May 6, 2014Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 8709866Abstract: Some embodiments include methods of assembling integrated circuit packages in which at least two different conductive layers are formed over a bond pad region of a semiconductor die, and in which a conductive projection associated with an interposer is bonded through a gold ball to an outermost of the at least two conductive layers. The conductive layers may comprise one or more of silver, gold, copper, chromium, nickel, palladium, platinum, tantalum, titanium, vanadium and tungsten. In some embodiments, the bond pad region may comprise aluminum, an inner of the conductive layers may comprise nickel, an outer of the conductive layers may comprise gold, the conductive projection associated with the interposer may comprise gold; and the thermosonic bonding may comprise gold-to-gold bonding of the interposer projection to a gold ball, and gold-to-gold bonding of the outer conductive layer to the gold ball. Some embodiments include integrated circuit packages.Type: GrantFiled: August 9, 2013Date of Patent: April 29, 2014Assignee: Micron Technology, Inc.Inventors: Setho Sing Fee, Lim Thiam Chye, Tongbi Jiang
-
Patent number: 8709865Abstract: A packaging substrate having a through-holed interposer embedded therein and a fabrication method of the packaging substrate are provided, where the packaging substrate includes: a molding layer having opposite first and second surfaces; a through-holed interposer embedded in the molding layer and flush with the second surface; a redistribution-layer structure embedded in the molding layer and disposed on the through-holed interposer and having a plurality of electrode pads exposed from the first surface of the molding layer; and a built-up structure disposed on the second surface of the molding layer and electrically connected to the through-holed interposer.Type: GrantFiled: August 17, 2012Date of Patent: April 29, 2014Assignee: Unimicron Technology CorporationInventors: Yu-Shan Hu, Dyi-Chung Hu, Tzyy-Jang Tseng
-
Publication number: 20140110796Abstract: In one implementation, a semiconductor package includes a control conductive carrier having a die side and an opposite input/output (I/O) side connecting the semiconductor package to a mounting surface. The semiconductor package also includes a control FET of a power converter switching stage having a control drain attached to the die side of the control conductive carrier. The control conductive carrier is configured to sink heat produced by the control FET into the mounting surface. The semiconductor package includes a sync conductive carrier having another die side and another opposite I/O side connecting the semiconductor package to the mounting surface, and a sync FET of the power converter switching stage having a sync source attached to the die side of the sync conductive carrier.Type: ApplicationFiled: September 10, 2013Publication date: April 24, 2014Applicant: International Rectifier CorporationInventors: Eung San Cho, Andrew N. Sawle, Mark Pavier, Daniel Cutler
-
Publication number: 20140110820Abstract: Representative implementations of devices and techniques provide improved thermal performance of a chip die disposed within a layered printed circuit board (PCB). Passive components may be strategically located on one or more surfaces of the PCB. The passive components may be arranged to conduct heat generated by the chip die away from the chip die.Type: ApplicationFiled: October 18, 2012Publication date: April 24, 2014Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Martin STANDING, Milko PAOLUCCI
-
Publication number: 20140110828Abstract: In accordance with an embodiment of the present invention, a semiconductor device includes a lead frame having a die paddle and a lead. A chip is disposed over the die paddle of the lead frame. The semiconductor device further includes a clip, which is disposed over the chip. The clip couples a pad on the chip to the lead of the lead frame. The clip also includes a heat sink.Type: ApplicationFiled: October 19, 2012Publication date: April 24, 2014Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Ralf Otremba, Klaus Schiess, Chee Voon Tan
-
Patent number: 8703540Abstract: A method of packaging one or more semiconductor dies includes: providing a first die having a circuit surface and a connecting surface; providing a chip-scale frame having an inside surface and an outside surface, the chip-scale frame having a well region having an opening in the inside surface; coupling the first die to a wall of the well region using a first coupling mechanism for electrical and mechanical coupling; providing a substrate having a top surface and a bottom surface; coupling the inside surface of the chip-scale frame with the top surface of the substrate by a second coupling mechanism, wherein a gap is provided between the circuit surface of the first die and the top surface of the substrate; coupling a heat sink to the outside surface of the chip-scale frame; attaching a lid to the chip-scale frame to form a substantially airtight chamber around the first die.Type: GrantFiled: January 15, 2013Date of Patent: April 22, 2014Assignee: Semtech CorporationInventors: Andrew J. Bonthron, Darren Jay Walworth
-
Patent number: 8703536Abstract: An integrated heat spreader (IHS) lid over a semiconductor die connected to a substrate forms a cavity. A bead of foaming material may be placed within the IHS cavity. During an IHS cure and reflow process the foaming material will expand and fill the IHS cavity and the foam's shape conforms to the various surface features present, encapsulating a thermal interface material (TIM) material, and increasing contact area of the foam sealant.Type: GrantFiled: June 7, 2013Date of Patent: April 22, 2014Assignee: Intel CorporationInventors: Paul R. Start, Rahul N. Manepalli
-
Patent number: 8704346Abstract: In a package wherein a lead part coupled to a semiconductor element by wire bonding, an element retention member to retain the semiconductor element on the top face side and radiate heat on the bottom face side, and an insulative partition part to partition the lead part from the element retention member with an insulative resin appear, a creeping route ranging from the top face to retain the semiconductor element to a package bottom face on a boundary plane between the element retention member and an insulative partition part includes a bent route having a plurality of turns. Consequently, it is possible to inhibit an encapsulation resin to seal a region retaining the semiconductor element from exuding toward the bottom face side of the package.Type: GrantFiled: November 16, 2010Date of Patent: April 22, 2014Assignee: Sumitomo Chemical Co., Ltd.Inventors: Tatsuhiko Sakai, Kiyomi Nakamura, Yasuo Matsumi
-
Patent number: 8692365Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a base substrate; attaching a package stack assembly, having a contact pad, on the base substrate; applying an encapsulation having a cavity with a tapered side directly over the package stack assembly, the contact pad exposed in the cavity; attaching a recessed circuitry unit in the cavity and on the contact pad, a chamber of the cavity formed by the recessed circuitry unit and the tapered side of the cavity; and mounting a thermal structure over the recessed circuitry unit, the cavity, and the encapsulation.Type: GrantFiled: June 17, 2011Date of Patent: April 8, 2014Assignee: Stats Chippac Ltd.Inventors: DongSoo Moon, Taewoo Lee, Soo-San Park, SooMoon Park, Sang-Ho Lee
-
Publication number: 20140091445Abstract: An example includes a die package including a microelectronic die having a lower die surface, an upper die surface parallel to the lower die surface, and a die side, the microelectronic die including an active region and an inactive region. The example optionally includes a heat spreader having a lower heat spreader surface, an upper heat spreader surface parallel to the lower heat spreader surface, and at least one heat spreader side, the heat spreader disposed on the upper surface of the microelectronic die in thermal communication with the inactive region of the die and electrically insulated from the active region. The example optionally includes an encapsulation material encapsulating the die side and the heat spreader side and lower heat spreader surface, the encapsulation material including a lower surface substantially parallel to the die lower surface and an upper surface substantially parallel to the die upper surface.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Inventors: Weng Hong Teh, Deepak Kulkarni, Chia-Pin Chiu, Tannaz Harirchian, John S. Guzek
-
Publication number: 20140091446Abstract: A semiconductor device comprises an aluminum alloy lead-frame with a passivation layer covering an exposed portion of the aluminum alloy lead-frame. Since aluminum alloy is a low-cost material, and its hardness and flexibility are suitable for deformation process, such as punching, bending, molding and the like, aluminum alloy lead frame is suitable for mass production; furthermore, since its weight is much lower than copper or iron-nickel material, aluminum alloy lead frame is very convenient for the production of semiconductor devices.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Inventors: Yan Xun Xue, Yueh-Se Ho, Yongping Ding
-
Patent number: 8686545Abstract: A semiconductor device according to the present disclosure includes: a plate (13) having a through hole (15); a metal column (16) fixed to the through hole with an insulating member (17) interposed therebetween, and having a projection projecting from the upper surface of the plate; a semiconductor element (12) fixed to the projection; a lead frame (11) electrically connected to the semiconductor element; and a package (14) covering the semiconductor element, and also covering at least part of each of the plate, the metal column, and the lead frame. The lower surface (13b) of the plate is exposed from the package.Type: GrantFiled: July 21, 2011Date of Patent: April 1, 2014Assignee: Panasonic CorporationInventors: Masanori Minamio, Tatsuo Sasaoka
-
Publication number: 20140084445Abstract: A package includes a die, which includes a semiconductor substrate, a plurality of through-vias penetrating through the semiconductor substrate, a seal ring overlapping and connected to the plurality of through-vias, and a plurality of electrical connectors underlying the semiconductor substrate and connected to the seal ring. An interposer is underlying and bonded to the die. The interposer includes a substrate, and a plurality of metal lines over the substrate. The plurality of metal lines is electrically coupled to the plurality of electrical connectors. Each of the plurality metal lines has a first portion overlapped by the first die, and a second portion misaligned with the die. A heat spreader encircles the die and the interposer. A wire includes a first end bonded to one of the plurality of metal lines, and a second end bonded to the heat spreader.Type: ApplicationFiled: September 21, 2012Publication date: March 27, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
-
Publication number: 20140084444Abstract: A package includes a die, which includes a semiconductor substrate, a plurality of through-vias penetrating through the semiconductor substrate, a seal ring overlapping and connected to the plurality of through-vias, and a plurality of electrical connectors underlying the semiconductor substrate and connected to the seal ring. An interposer is underlying and bonded to the die. The interposer includes a substrate, and a plurality of metal lines over the substrate. The plurality of metal lines is electrically coupled to the plurality of electrical connectors. Each of the plurality metal lines has a first portion overlapped by the first die, and a second portion misaligned with the die. A thermal conductive block encircles the die, and is mounted on the plurality of metal lines of the interposer.Type: ApplicationFiled: September 21, 2012Publication date: March 27, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Jing-Cheng Lin
-
Patent number: 8680674Abstract: A semiconductor device comprises an integrated circuit (IC) die having a top side and a back side. The circuit substrate includes a heat source circuit, a heat sensitive circuit, a package substrate coupled to the top side of the circuit substrate, and a plurality of thermally conductive through-silicon vias (TSVs) formed from the back side of the circuit substrate to near but not through the top side of the circuit substrate.Type: GrantFiled: May 31, 2012Date of Patent: March 25, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Michael B. McShane, Kevin J. Hess, Perry H. Pelley, Tab A. Stephens