Bidirectional Rectifier With Control Electrode (e.g., Triac, Diac, Etc.) Patents (Class 438/134)
-
Patent number: 7960217Abstract: The invention relates to a method for producing a switch element. The invention is characterised in that the switch element comprises three electrodes that are located in an electrolyte, two of which (source electrode and drain electrode) are interconnected by a bridge consisting of one or more atoms that can be reversibly opened and closed. The opening and closing of said contact between the source and drain electrodes can be controlled by the potential that is applied to the third electrode (gate electrode). The switch element is produced by the repeated application of potential cycles between the gate electrode and the source or drain electrode. The potential is increased and reduced during the potential cycles until the conductance between the source and drain electrode can be switched back and forth between two conductances, as a result of said change in potential in the gate electrode, as a reproducible function of the voltage of the gate electrode.Type: GrantFiled: September 2, 2005Date of Patent: June 14, 2011Inventors: Thomas Schimmel, Fangqing Xie, Christian Obermair
-
Publication number: 20110127573Abstract: In one embodiment, a transistor is formed to have a first current flow path to selectively conduct current in both directions through the transistor and to have a second current flow path to selectively conduct current in one direction.Type: ApplicationFiled: February 8, 2011Publication date: June 2, 2011Inventors: Francine Y. Robb, Stephen P. Robb
-
Patent number: 7910410Abstract: An integrated low leakage Schottky diode has a Schottky barrier junction proximate one side of an MOS gate with one end of a drift region on an opposite side of the gate. Below the Schottky metal and the gate oxide is a RESURF structure of an N? layer over a P? layer which also forms the drift region that ends at the diode's cathode in one embodiment of the present invention. The N? and P? layers have an upward concave shape under the gate. The gate electrode and the Schottky metal are connected to the diode's anode. A P? layer lies between the RESURF structure and an NISO region which has an electrical connection to the anode. A P+ layer under the Schottky metal is in contact with the P? layer through a P well.Type: GrantFiled: May 27, 2010Date of Patent: March 22, 2011Assignee: Fairchild Semiconductor CorporationInventor: Jun Cai
-
Patent number: 7910409Abstract: In one embodiment, a transistor is formed to have a first current flow path to selectively conduct current in both directions through the transistor and to have a second current flow path to selectively conduct current in one direction.Type: GrantFiled: March 20, 2009Date of Patent: March 22, 2011Assignee: Semiconductor Components Industries, LLCInventors: Francine Y. Robb, Stephen P. Robb
-
Patent number: 7883941Abstract: A method for fabricating a memory device is provided. A semiconductor layer is provided that includes first, second, third and fourth well regions of a first conductivity type in the semiconductor layer. A first gate structure overlies the first well region, a second gate structure overlies the second well region, a third gate structure overlies the third well region and is integral with the second gate structure, and a fourth gate structure overlies the fourth well region. Sidewall spacers are formed adjacent a first sidewall of the first gate structure and sidewalls of the second through fourth gate structures. In addition, an insulating spacer block is formed overlying a portion of the first well region and a portion of the first gate structure. The insulating spacer block is adjacent a second sidewall of the first gate structure.Type: GrantFiled: May 29, 2008Date of Patent: February 8, 2011Assignee: GlobalFoundries Inc.Inventor: Hyun-Jin Cho
-
Patent number: 7754540Abstract: A diode for alternating current (DIAC) electrostatic discharge (ESD) protection circuit is formed in a silicon germanium (SiGe) hetrojunction bipolar transistor (HBT) process that utilizes a very thin collector region. ESD protection for a pair of to-be-protected pads is provided by utilizing the base structures and the emitter structures of the SiGe transistors.Type: GrantFiled: February 27, 2009Date of Patent: July 13, 2010Assignee: National Semiconductor CorporationInventors: Vladislav Vashchenko, Peter J. Hopper
-
Patent number: 7745845Abstract: An integrated low leakage Schottky diode has a Schottky barrier junction proximate one side of an MOS gate with one end of a drift region on an opposite side of the gate. Below the Schottky metal and the gate oxide is a RESURF structure of an N? layer over a P? layer which also forms the drift region that ends at the diode's cathode in one embodiment of the present invention. The N? and P? layers have an upward concave shape under the gate. The gate electrode and the Schottky metal are connected to the diode's anode. A P? layer lies between the RESURF structure and an NISO region which has an electrical connection to the anode. A P+ layer under the Schottky metal is in contact with the P? layer through a P well.Type: GrantFiled: April 23, 2008Date of Patent: June 29, 2010Assignee: Fairchild Semiconductor CorporationInventor: Jun Cai
-
Patent number: 7718473Abstract: An HF control bi-directional switch component of the type having its gate referenced to the rear surface formed in the front surface of a peripheral well of the component, including two independent gate regions intended to be respectively connected to terminals of a transformer having a midpoint connected to the rear surface terminal of the component.Type: GrantFiled: December 21, 2006Date of Patent: May 18, 2010Assignee: STMicroelectronics S.AInventor: Samuel Menard
-
Patent number: 7635614Abstract: An NLDMOS SCR device based on an LDMOS fabrication process includes a dual gate to provide controllable switching characteristics to allow it to be used for ESD protection of fast switching voltage regulators.Type: GrantFiled: March 15, 2007Date of Patent: December 22, 2009Assignee: National Semiconductor CorporationInventors: Vladimir Kuznetsov, Vladislav Vashchenko, Peter J. Hopper
-
Publication number: 20090267110Abstract: An integrated low leakage Schottky diode has a Schottky barrier junction proximate one side of an MOS gate with one end of a drift region on an opposite side of the gate. Below the Schottky metal and the gate oxide is a RESURF structure of an N? layer over a P? layer which also forms the drift region that ends at the diode's cathode in one embodiment of the present invention. The N? and P? layers have an upward concave shape under the gate. The gate electrode and the Schottky metal are connected to the diode's anode. A P? layer lies between the RESURF structure and an NISO region which has an electrical connection to the anode. A P+ layer under the Schottky metal is in contact with the P? layer through a P well.Type: ApplicationFiled: April 23, 2008Publication date: October 29, 2009Inventor: Jun Cai
-
Patent number: 7608192Abstract: An image sensor and a method for fabricating the same are provided. The image sensor includes a first conductive type substrate including a trench formed in a predetermined portion of the first conductive type substrate, a second conductive type impurity region for use in a photodiode, formed below a bottom surface of the trench in the first conductive type substrate, and a first conductive type epitaxial layer for use in the photodiode, buried in the trench.Type: GrantFiled: April 19, 2006Date of Patent: October 27, 2009Inventors: Hee Jeen Kim, Han Seob Cha
-
Patent number: 7601596Abstract: According to one embodiment, a method for manufacturing a semiconductor device includes forming trenches in a first side of a semiconductor material and forming a thick oxide layer on the trenches and on the first side. A part of the first side and the trenches is masked using a first mask, and the semiconductor material is doped by implantation through the thick oxide layer while the first mask is present. At least part of the thick oxide layer is removed while the first mask remains.Type: GrantFiled: November 16, 2006Date of Patent: October 13, 2009Assignee: Infineon Technologies Austria AGInventors: Markus Zundel, Franz Hirler, Rudolf Zelsacher, Erwin Bacher
-
Patent number: 7566595Abstract: Methods and circuits are disclosed for protecting an electronic circuit from ESD damage using an SCR ESD cell. An SCR circuit is coupled to a terminal of an associated microelectronic circuit for which ESD protection is desired. The SCR used in the ESD cell of the invention is provided with a full guardring for shielding the SCR from triggering by fast transients. A resistor is provided at the guardring for use in triggering the SCR at the onset of an ESD event. Exemplary preferred embodiments of the invention are disclosed with silicide-block resistors within the range of about 2-1000 Ohms or less.Type: GrantFiled: August 28, 2008Date of Patent: July 28, 2009Assignee: Texas Instruments IncorporatedInventor: Robert Michael Steinhoff
-
Publication number: 20090179223Abstract: In one embodiment, a transistor is formed to have a first current flow path to selectively conduct current in both directions through the transistor and to have a second current flow path to selectively conduct current in one direction.Type: ApplicationFiled: March 20, 2009Publication date: July 16, 2009Inventors: Francine Y. Robb, Stephen P. Robb
-
Publication number: 20090162978Abstract: A diode for alternating current (DIAC) electrostatic discharge (ESD) protection circuit is formed in a silicon germanium (SiGe) hetrojunction bipolar transistor (HBT) process that utilizes a very thin collector region. ESD protection for a pair of to-be-protected pads is provided by utilizing the base structures and the emitter structures of the SiGe transistors.Type: ApplicationFiled: February 27, 2009Publication date: June 25, 2009Inventors: Vladislav Vashchenko, Peter J. Hopper
-
Patent number: 7537970Abstract: In one embodiment, a transistor is formed to have a first current flow path to selectively conduct current in both directions through the transistor and to have a second current flow path to selectively conduct current in one direction.Type: GrantFiled: March 6, 2006Date of Patent: May 26, 2009Assignee: Semiconductor Components Industries, L.L.C.Inventors: Francine Y. Robb, Stephen P. Robb
-
Patent number: 7537971Abstract: A method for fabricating a complementary metal-oxide semiconductor (CMOS) image sensor includes performing an ion implantation process onto a photodiode region in a first conductivity type semiconductor layer to form a second conductivity type first impurity region, and performing an annealing process in a gas atmosphere including first conductivity type impurity atoms to form a first conductivity type second impurity region underneath a surface of the first conductivity type semiconductor layer in the second conductivity type first impurity region, wherein the first conductivity type second impurity region is doped with the diffused first conductivity impurity atoms.Type: GrantFiled: June 26, 2006Date of Patent: May 26, 2009Assignee: MagnaChip Semiconductor Ltd.Inventor: Han-Seob Cha
-
Publication number: 20090032814Abstract: A diode for alternating current (DIAC) electrostatic discharge (ESD) protection circuit is formed in a silicon germanium (SiGe) hetrojunction bipolar transistor (HBT) process that utilizes a very thin collector region. ESD protection for a pair of to-be-protected pads is provided by utilizing the base structures and the emitter structures of the SiGe transistors.Type: ApplicationFiled: August 2, 2007Publication date: February 5, 2009Inventors: Vladislav Vashchenko, Peter J. Hopper
-
Patent number: 7435628Abstract: A vertical MOS transistor has a source region, a channel region, and a drain region that are vertically stacked, and a trench that extends from the top surface of the drain region through the drain region, the channel region, and partially into the source region. The vertical MOS transistor also has an insulation layer that lines the trench, and a conductive gate region that contacts the insulation layer to fill up the trench.Type: GrantFiled: July 27, 2007Date of Patent: October 14, 2008Assignee: National Semiconductor CorporationInventors: Peter J. Hopper, Yuri Mirgorodski, Vladislav Vashchenko, Peter Johnson
-
Patent number: 7423298Abstract: Two operation channels CH1 and CH2 of a bidirectional photothyristor chip 31 are disposed away from each other so as not to intersect with each other. In between a P-gate diffusion region 23 on the left-hand side and a P-gate diffusion region 23? on the right-hand side on an N-type silicon substrate, and in between the CH1 and the CH2, a channel isolation region 29 comprised of an oxygen doped semi-insulating polycrystalline silicon film 35a doped with phosphorus is formed. Consequently, a silicon interface state (Qss) in the vicinity of the channel isolation region 29 on the surface of the N-type silicon substrate increases, so that holes or minority carriers in the N-type silicon substrate are made to disappear in the region. This makes it possible to prevent such commutation failure that when a voltage of the inverted phase is applied to the CH2 side at the point of time when the CH1 is turned off, the CH2 is turned on without incidence of light, and this allows a commutation characteristic to be enhanced.Type: GrantFiled: March 16, 2005Date of Patent: September 9, 2008Assignee: Sharp Kabushiki KaishaInventors: Mitsuru Mariyama, Satoshi Nakajima
-
Patent number: 7262442Abstract: A triac including on its front surface side an autonomous starting well of the first conductivity type containing a region of the second conductivity type arranged to divide it, in top view, into a first and a second well portion, the first portion being connected to a control terminal and the second portion being connected with said region to the main front surface terminal.Type: GrantFiled: December 16, 2004Date of Patent: August 28, 2007Assignee: STMicroelectronics S.A.Inventor: Samuel Menard
-
Patent number: 7262443Abstract: Method and apparatus for forming a semiconductor device. The method includes defining a plurality of rows in a semiconductor layer. Thereafter, on one or more of the plurality of rows, one or more bipolar junction devices are formed. Each of the bipolar junction devices has a first end region and a second end region. A quantity of a pre-amorphization ion is then implanted into at least one of the first end region and the second end region of a bipolar junction device for example. A silicide is formed in the semiconductor layer at the first end region and the second end region having implanted therein the quantity of the pre-amorphization ion. Additionally, laterally extending upper edges of the plurality of rows forming corners may be rounded prior to the implantation of the pre-amorphization.Type: GrantFiled: December 29, 2004Date of Patent: August 28, 2007Assignee: T-Ram Semiconductor Inc.Inventor: Kevin J. Yang
-
Patent number: 7195958Abstract: The present invention provides a novel ESD structure for protecting an integrated circuit (IC) from ESD damage and a method of fabricating the ESD structure on a semiconductor substrate. The ESD structure of the present invention has lower trigger voltage and lower capacitance, and takes smaller substrate area than prior art ESD structures. The low trigger voltage is provided by a small N+P diode or a P+N diode which has a PN junction with a much lower breakdown voltage than a PN junction between a N+ (or P+) source/drain region and a P-well (or N-well). All of the diffusion regions in the ESD device of the present invention can be formed using ordinary process steps for fabricating the MOS devices in the IC and does not require extra masking steps in addition to those required to fabricate the IC.Type: GrantFiled: June 30, 2004Date of Patent: March 27, 2007Assignee: Altera CorporationInventors: Cheng Huang, Yowjuang (Bill) Liu
-
Patent number: 7122408Abstract: A pinned photodiode with an ultra-shallow highly-doped surface layer of a first conductivity type and a method of formation are disclosed. The ultra-shallow highly-doped surface layer has a thickness of about 100 Angstroms to about 500 Angstroms and a dopant concentration of about 5×1017 atoms per cm3 to about 1×1019 atoms per cm3. The ultra-shallow highly-doped surface layer is formed by diffusion of ions from a doped layer into the substrate or by a plasma doping process. The ultra-shallow pinned layer is in contact with a charge collection region of a second conductivity type.Type: GrantFiled: August 27, 2003Date of Patent: October 17, 2006Assignee: Micron Technology, Inc.Inventors: Chandra Mouli, Howard E. Rhodes, Richard A. Mauritzson
-
Patent number: 7122484Abstract: A method for removing organic material from an opening in a low k dielectric layer and above a metal layer on a substrate is disclosed. An ozone water solution comprised of one or more additives such as hydroxylamine or an ammonium salt is applied as a spray or by immersion. A chelating agent may be added to protect the metal layer from oxidation. A diketone may be added to the ozone water solution or applied in a gas or liquid phase in a subsequent step to remove any metal oxide that forms during the ozone treatment. A supercritical fluid mixture that includes CO2 and ozone can be used to remove organic residues that are not easily stripped by one of the aforementioned liquid solutions. The removal method prevents changes in the dielectric constant and refractive index of the low k dielectric layer and cleanly removes residues which improve device performance.Type: GrantFiled: April 28, 2004Date of Patent: October 17, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Baw-Ching Perng, Yi-Chen Huang, Jun-Lung Huang, Bor-Wen Chan, Peng-Fu Hsu, Hsin-Ching Shih, Lawrance Hsu, Hun-Jan Tao
-
Patent number: 7037814Abstract: In an integrated circuit, dopant concentration levels are adjusted by making use of a perforated mask. Doping levels for different regions across an integrated circuit can be differently defined by making use of varying size and spacings to the perforations in the mask. The diffusion of dopant is completed by making use of an annealing stage.Type: GrantFiled: October 10, 2003Date of Patent: May 2, 2006Assignee: National Semiconductor CorporationInventors: Vladislav Vashchenko, Andy Strachan, Peter J. Hopper, Philipp Lindorfer
-
Patent number: 6964883Abstract: A bi-directional silicon controlled rectifier formed in a silicon layer and disposed over shallow trench isolations and therefore electrically isolated from the substrate to be insensitive to substrate noise for electrostatic discharge protection an electrostatic discharge protection device that includes a semiconductor substrate, including a first p-type portion, a first n-type portion contiguous with the first p-type portion, a second p-type portion contiguous with the first p-type portion and the first n-type portion, a second n-type portion, a third p-type portion, a third n-type portion contiguous with the third p-type portion, and a fourth p-type portion contiguous with the third p-type portion and the third n-type portion, wherein at least one of the first p-type portion, second p-type portion, third p-type portion, fourth p-type portion, first n-type portion, second n-type portion, and third n-type portion overlaps the isolation structure.Type: GrantFiled: September 26, 2003Date of Patent: November 15, 2005Assignee: Industrial Technology Research InstituteInventor: Chyh-Yih Chang
-
Patent number: 6930010Abstract: A conductive structure provides a conductive path from a first region in a semiconductor material to a second spaced apart region in the semiconductor material by forming one or more trenches between the first and second regions, and implanting a dopant into the bottom surfaces of the trenches to form a continuous conductive path.Type: GrantFiled: September 27, 2004Date of Patent: August 16, 2005Assignee: National Semiconductor CorporationInventors: William M. Coppock, Charles A. Dark
-
Patent number: 6806510Abstract: In order to provide a reliable surge protective component with a straightforward manufacturing process, first and second buried layers are diffused over the entire inside surfaces of a semiconductor substrate, and first and second base layers are then diffused over the entire inside surfaces of the first and second buried layers. First and second emitter layers are then partially diffused at the inside of the first and second base layers. The peripheries of the first and second emitter layers are then surrounded by first and second moats, the bottoms of which reach the first and second buried layers. A PN junction formed between the first and second base layers and first and second buried layers is then simply a planar junction.Type: GrantFiled: December 14, 2001Date of Patent: October 19, 2004Assignee: Shindengen Electric Manufacturing Co., Ltd.Inventors: Minoru Suzuki, Susumu Yoshida
-
Publication number: 20040178420Abstract: An MIS gate type semiconductor device having a low resistive loss in the ON state and a wide safe operation region is disclosed. In this semiconductor device, the p-base layer of the thyristor and the emitter electrode are connected together using a suitable nonlinear device. As a result, lower loss and higher capacity of the semiconductor device can be realized in order not only to make it easy to turn ON the thyristor but also to make the safe operation region wide.Type: ApplicationFiled: March 12, 2004Publication date: September 16, 2004Inventors: Junichi Sakano, Hideo Kobayashi, Mutsuhiro Mori
-
Publication number: 20040072391Abstract: Floating-gate field-effect transistors or memory cells formed in isolated wells are useful in the fabrication of non-volatile memory arrays and devices. A column of such floating-gate memory cells are associated with a well containing the source/drain regions for each memory cell in the column. These wells are isolated from source/drain regions of other columns of the array. Fowler-Nordheim tunneling can be used to program and erase such floating-gate memory cells either on an individual basis or on a bulk or block basis.Type: ApplicationFiled: September 12, 2003Publication date: April 15, 2004Applicant: Micron Technology, Inc.Inventors: Chun Chen, Andrei Mihnea, Kirk Prall
-
Publication number: 20030116779Abstract: A low-capacitance bidirectional device of protection against overvoltages, intended to be used at high frequencies, including first and second discrete one-way Shockley diodes, the cathode and the anode of the first diode being respectively connected to the anode and to the cathode of the second diode, the break-over voltages of each diode ranging between 50 and 125 V.Type: ApplicationFiled: December 19, 2002Publication date: June 26, 2003Inventors: Christian Ballon, Rachel Pezzani-Legall
-
Patent number: 6576934Abstract: An embedded SCR in conjunction with a Gated-NMOS is created for protecting a chip input or output pad from ESD, by inserting a p+ diffusion and the n-well in the drain side and a part of the drain to forms a low-trigger, high efficiency SCR. The device layout is such that the drain connection is tightly tied together at the p+ diffusion and the n+ drain making that connection very short and, thereby, preventing latch-up. The parasitic SCR is contained entirely within the n+ diffusion (the source of the grounded gate NMOS transistor) at either side of the structure and, therefore, called an embedded SCR. For a 12 volt I/O device each of two n+ drains is placed in its own n-type doped drain (ndd) area straddling halfway the n-well. The structure is repeated as required and a p+ diffusion is implanted at both perimeters and connected to the nearest n+ source and a reference voltage.Type: GrantFiled: October 22, 2002Date of Patent: June 10, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Tao Cheng, Jian-Hsing Lee
-
Patent number: 6558984Abstract: A trench Schottky barrier and a method of making the same in which the rectifier has a semiconductor region having first and second opposing faces; the semiconductor region having a drift region of a first conductivity type adjacent the first face and a cathode region of the first conductivity type adjacent the second face; the drift region having a lower net doping concentration than that of the cathode region. The rectifier also has a plurality of trenches extending into the semiconductor region from the first face; the trenches defining a plurality of mesas within the semiconductor region, and the trenches forming a plurality of trench intersections.Type: GrantFiled: February 19, 2002Date of Patent: May 6, 2003Assignee: General Semiconductor, Inc.Inventors: Fwu-Iuan Hshieh, Koon Chong So, John E. Amato
-
Patent number: 6534365Abstract: A method of fabricating a vertical TDMOS power device using sidewall spacers and a self-align technique and a TDMOS power device of the same. The TDMOS is fabricated using only 3 masks and a source is formed using the self-align technique to embody a highly integrated trench formation. During the process, ion implantation of high concentration into the bottom of the trench makes a thick oxide film grow on the bottom and the corner of the gate, so that electrical characteristic, specifically leakage current and breakdown voltage of the device can be improved. Also, process steps can be much decreased to lower process cost, high integration is possible, and reliability of the device can be improved.Type: GrantFiled: November 29, 2000Date of Patent: March 18, 2003Assignee: Electronics and Telecommunications Research InstituteInventors: Jong Dae Kim, Sang Gi Kim, Jin Gun Koo, Kee Soo Nam, Dae Woo Lee, Tae Moon Roh
-
Patent number: 6486501Abstract: The invention relates to a component having a rectifying function, fulfilled by means of charge transfer by ions. To this end, the component is composed of multiple layers which have, successively, an asymmetric energy level course, and an electric field applied to these multiple layers.Type: GrantFiled: February 7, 2000Date of Patent: November 26, 2002Assignee: Forschungszentrum Julich GmbHInventors: Klaus W. Kehr, Kiaresch Mussawisade, Thomas Wichmann, Ulrich Poppe
-
Patent number: 6448160Abstract: A semiconductor rectifying device which emulates the characteristics of a low forward voltage drop Schottky diode and which is capable of a variety of electrical characteristics from less than 1 A to greater than 1000 A current with adjustable breakdown voltage. The manufacturing process provides for uniformity and controllability of operating parameters, high yield, and readily variable device sizes. The device includes a semiconductor body with a guard ring on one surface to define a device region in which are optionally formed a plurality of conductive plugs. Between the guard ring and the conductive plugs are a plurality of source/drain, gate and channel elements which function with the underlying substrate in forming a MOS transistor.Type: GrantFiled: April 6, 2000Date of Patent: September 10, 2002Assignee: APD Semiconductor, Inc.Inventors: Paul Chang, Geeng-Chuan Chern, Wayne Y. W. Hsueh, Vladimir Rodov
-
Publication number: 20020076860Abstract: A method for manufacturing a discrete power rectifier device having a VLSI multi-cell design employs a two spacer approach to defining a P/N junction profile having good breakdown voltage characteristics. The method provides highly repeatable device characteristics at reduced cost. The active channel regions of the device are also defined using the same two spacers. The method is a self-aligned process and channel dimensions and doping characteristics may be precisely controlled despite inevitable process variations in spacer formation. Only two masking steps are required, and additional spacers for defining the body region profile can be avoided, reducing processing costs.Type: ApplicationFiled: December 18, 2000Publication date: June 20, 2002Inventors: Hidenori Akiyama, Paul Chang, Geeng-Chuan Chern, Wayne Y.W. Hsueh, Haru Ohkawa, Yasuo Ohtsuki, Vladimir Rodov
-
Publication number: 20020074595Abstract: A vertical semiconductor rectifier device includes a semiconductor substrate of first conductivity type and having a plurality of gates insulatively formed on a first major surface and a plurality of source/drain regions of the first conductivity type formed in surface regions of second conductivity type in the first major surface adjacent to the gates. A plurality of channels of the second conductivity type each abuts a source/drain region and extends under a gate, each channel being laterally graded with a sloped P-N junction separating the channel region from the substrate of first conductivity type. In fabricating the vertical semiconductor rectifier device, a partial ion mask is formed on the surface of the semiconductor with the mask having a sloped surface which varies the path length of ions through the mask to form laterally-graded channel regions.Type: ApplicationFiled: December 19, 2000Publication date: June 20, 2002Applicant: Advanced Power DevicesInventors: Paul Chang, Geeng-Chuan Chern, Wayne Y.W. Hsueh, Vladimir Rodov, Charles Lin
-
Patent number: 6258634Abstract: A two terminal ESD protection structure formed by an alternating arrangement of adjacent p-n-p-n-p semiconductor regions provides protection against both positive and negative ESD pulses. When an ESD pulse appears across the two terminals of the ESD protection structure, one of the inherent n-p-n-p thyristors is triggered into a snap-back mode thereby to form a low impedance path to discharge the ESD current. Some embodiments of the ESD protection structure of the present invention have an enhanced current handling capability and are formed by combining a number of standard cells. The standard cells include a corner cell, a center cell and an edge cell which are arranged adjacent each other to form an ESD protection structure which provides for current flow from across many locations therein. Some embodiments of the ESD protection structure of the present invention include a network consisting of a pair of current sources, e.g.Type: GrantFiled: February 4, 1999Date of Patent: July 10, 2001Assignee: National Semiconductor CorporationInventors: Albert Z. H. Wang, Chen H. Tsay, Peter Deane
-
Patent number: 6259123Abstract: A switching device is described having a semiconductor substrate with a front side and a back side. The switching device includes a first transistor which includes a first region adjacent the front side, a second region within the first region, the semiconductor substrate, and at least one island region adjacent the backside. The switching device also includes a second transistor which includes the first region, the second region, the semiconductor substrate, and a third region coupled to the at least one island region.Type: GrantFiled: July 6, 1998Date of Patent: July 10, 2001Inventors: Ulrich Kelberlau, Nathan Zommer
-
Patent number: 6085396Abstract: A manufacturing method for rectifying diodes, wherein, a plurality of upper and lower pins are combined with a plurality of electronic chips to form a coarse blank. And then they are processed to form shaped insulating layers by molding. Each insulating layer is processed to have superficial coarseness having micro-protuberances thereon; the areas on both the lateral sides of the insulating layer are applied with electric conductive layer. The electric conductive layer is combined with the insulating layer; they are equidistantly cut with a knife into shaped rectifying diodes. The shaped rectifying diodes each is further electrically plated with a further layer of electric conductive material on both sides of the electric conductive layer to form a harder protection layer, and then finished rectifying diodes are obtained. The upper and lower pins are in the form of thin sheets, plus the small chips, the shaped rectifying diodes have small volumes.Type: GrantFiled: May 14, 1999Date of Patent: July 11, 2000Inventor: Wen-Ping Huang
-
Patent number: 5970324Abstract: Methods for making semiconductor switching devices are disclosed. The switching device is designed and constructed to include, for example, a highly interdigitated cathode/gate structure on both sides of the chip. The semiconductor switching device can be four leaded which provides a great deal of flexibility in operation.Type: GrantFiled: April 28, 1997Date of Patent: October 19, 1999Inventor: John Cuervo Driscoll
-
Patent number: 5918114Abstract: Methods of forming vertical trench-gate semiconductor devices include the steps of patterning an oxidation resistant layer having an opening therein, on a face of a semiconductor substrate, and then forming a trench in the semiconductor substrate, opposite the opening in the oxidation resistant layer. An insulated gate electrode is then formed in the trench. The face of the semiconductor substrate is then oxidized to define self-aligned electrically insulating regions in the opening and at a periphery of the patterned oxidation resistant layer. Here, the patterned oxidation resistant layer is used as an oxidation mask so that portions of the substrate underlying the oxidation resistant layer are not substantially oxidized. Source and body region dopants of first and second conductivity type, respectively, are then implanted into the substrate to define preliminary source and body regions which extend adjacent a sidewall of the trench.Type: GrantFiled: May 13, 1997Date of Patent: June 29, 1999Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Cheol Choi, Chang-Ki Jeon
-
Patent number: 5851857Abstract: A switching device is described having a semiconductor substrate with a front side and a back side. The switching device includes a first transistor which includes a first region adjacent the front side, a second region within the first region, the semiconductor substrate, and at least one island region adjacent the backside. The switching device also includes a second transistor which includes the first region, the second region, the semiconductor substrate, and a third region coupled to the at least one island region.Type: GrantFiled: September 4, 1996Date of Patent: December 22, 1998Assignee: IXYS CorporationInventors: Ulrich Kelberlau, Nathan Zommer
-
Patent number: 5811330Abstract: An overvoltage protection device, for inclusion within an integrated circuit, which comprises at least two conductive elements separated by a gas filled gap.Type: GrantFiled: July 29, 1997Date of Patent: September 22, 1998Assignee: SGS-Thomson Microelectronics S.A.Inventor: Alexander Kalnitsky