Including Additional Electrical Device Patents (Class 438/324)
-
Patent number: 10573511Abstract: The present invention relates to methods of forming silicon nitride thin films on a substrate in a reaction chamber by plasma enhanced atomic layer deposition (PEALD). Exemplary methods include the steps of (i) introducing an octahalotrisilane Si3X8 silicon precursor, such as octachlorotrisilane (OCTS) Si3Cl8, into a reaction space containing a substrate, (ii) introducing a nitrogen containing plasma into the reaction space, and wherein steps (i), (ii) and any steps in between constitute one cycle, and repeating said cycles a plurality of times until an atomic layer nitride film having a desired thickness is obtained.Type: GrantFiled: March 13, 2013Date of Patent: February 25, 2020Assignee: ASM IP Holding B.V.Inventors: Antti Niskanen, Suvi Haukka, Jaakko Anttila
-
Patent number: 9793259Abstract: A III-nitride device that includes a silicon body having formed therein an integrated circuit and a III-nitride device formed over a surface of the silicon body.Type: GrantFiled: May 16, 2012Date of Patent: October 17, 2017Assignee: Infineon Technologies Americas Corp.Inventor: Michael A. Briere
-
Patent number: 9281245Abstract: An integrated circuit is formed by providing a heavily doped substrate of a first conductivity type, forming a lightly doped lower epitaxial layer of the first conductivity type over the substrate, implanting dopants of the first conductivity type into the lower epitaxial layer in an area for a shallow component and blocking the dopants from an area for a deep component, forming a lightly doped upper epitaxial layer over the lower epitaxial layer and activating the implanted dopants to form a heavily doped region. The shallow component is formed over the heavily doped region, and the deep component is formed outside the heavily doped region, extending through the upper epitaxial layer into the lower epitaxial layer.Type: GrantFiled: December 10, 2013Date of Patent: March 8, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: James Fred Salzman, Charles Clayton Hadsell
-
Patent number: 8999804Abstract: Fabrication methods for a bipolar junction transistor. A semiconductor material layer is formed on a substrate and a mask layer is formed on the semiconductor material layer. The mask layer is patterned to form a plurality of openings to the semiconductor material layer. After the mask layer is formed and patterned, the semiconductor material layer is etched at respective locations of the openings to define a first trench, a second trench separated from the first trench by a first section of the semiconductor material layer defining a terminal of the bipolar junction transistor, and a third trench separated from the first trench by a second section of the semiconductor material layer defining an isolation pedestal. A trench isolation region is formed at a location in the substrate that is determined at least in part using the isolation pedestal as a positional reference.Type: GrantFiled: May 6, 2013Date of Patent: April 7, 2015Assignee: International Business Machines CorporationInventor: Qizhi Liu
-
Patent number: 8860139Abstract: In an aspect of the present invention, an ESD (Electrostatic Discharge) protection element includes a bipolar transistor comprising a collector diffusion layer connected with a first terminal and an emitter diffusion layer; and current control resistances provided for a plurality of current paths from a second terminal to the collector diffusion layer through the emitter diffusion layer, respectively. The bipolar transistor further includes a base diffusion region connected with the second terminal through a first resistance which is different from the current control resistances.Type: GrantFiled: March 11, 2010Date of Patent: October 14, 2014Assignee: Renesas Electronics CorporationInventor: Kouichi Sawahata
-
Publication number: 20140197517Abstract: A trimming circuit is configured to carry out a trimming operation on a device portion of an integrated circuit device. The trimming circuit includes: shunt fuses wherein each shunt fuse is coupled in parallel to a trimming resistance, further resistances wherein each further resistance is coupled in parallel to a respective shunt fuse. The circuit is configured to allow the flow of the trimming current when the respective shunt fuse is burnt during the trimming operation.Type: ApplicationFiled: January 13, 2014Publication date: July 17, 2014Applicant: STMICROELECTRONICS S.R.L.Inventor: Giuseppe Scilla
-
Patent number: 8536625Abstract: An electronic image sensor includes a semiconductor substrate having a first surface configured for accepting illumination to a pixel array disposed in the substrate. An electrically-doped channel region for each pixel is disposed at a second substrate surface opposite the first substrate surface. The channel regions are for collecting photogenerated charge in the substrate. An electrically-doped channel stop region is at the second substrate surface between each channel region. An electrically-doped shutter buried layer, disposed in the substrate at a depth from the second substrate surface that is greater than that of the pixel channel regions, extends across the pixel array. An electrically-doped photogenerated-charge-extinguishment layer, at the first substrate surface, extends across the pixel array.Type: GrantFiled: September 9, 2010Date of Patent: September 17, 2013Assignee: Massachusetts Institute of TechnologyInventor: Barry E. Burke
-
Patent number: 8431966Abstract: Methods for manufacturing a bipolar transistor semiconductor device are described, along with devices fabricated in accordance with the methods. The methods include the steps of forming a stack of layers over a semiconductor body comprising a window definition layer (18,38), a layer (20) of semiconductor material, a first insulating layer (22), and a second insulating layer (24) which is selectively etchable with respect to the first insulating layer. A trench (26) is then etched into the stack down to the window definition layer. The portion of the trench extending through the second insulating layer is widened to form a wider trench portion (28) therethrough. A window (36) is defined in the window definition layer which is aligned with the wider trench portion, and serves to define the base-collector or base-emitter junction in the finished device.Type: GrantFiled: May 11, 2009Date of Patent: April 30, 2013Assignee: NXP B.V.Inventors: Philippe Meunier-Beillard, Erwin Hijzen, Johannes J. T. M. Donkers
-
Patent number: 7838962Abstract: In manufacturing a semiconductor device including a substrate having a (111)-plane orientation and an off-set angle in a range between 3 degrees and 4 degrees, a capacitor, a transistor and a diffusion resistor are formed in the substrate, each of which are separated by a junction separation layer. A first silicon nitride film is formed by low pressure CVD over a surface of the substrate except a bottom portion of a contact hole and a portion over the junction separation layer, and a silicon oxide film is formed by low pressure CVD over the first silicon nitride film. A second silicon nitride film as a protecting film is formed by plasma CVD so as to cover the semiconductor device finally. Therefore, the semiconductor device having high reliability can be obtained.Type: GrantFiled: October 9, 2008Date of Patent: November 23, 2010Assignee: Denso CorporationInventor: Hiroyasu Ito
-
Patent number: 7563684Abstract: A process for manufacturing an array of cells, including: implanting, in a body of semiconductor material of a first conductivity type, a common conduction region of the first conductivity type; forming, in the body, above the common conduction region, a plurality of active area regions of a second conductivity type and a first doping level; forming, on top of the body, an insulating layer having first and second openings; implanting first portions of the active area regions through the first openings with a doping agent of the first conductivity type, thereby forming, in the active area regions, second conduction regions of the first conductivity type; implanting second portions of the active area regions through the second openings with a doping agent of the second conductivity type, thereby forming control contact regions of the second conductivity type and a second doping level, higher than the first doping level; forming, on top of the body, a plurality of storage components, each storage component havinType: GrantFiled: November 1, 2005Date of Patent: July 21, 2009Inventors: Fabio Pellizzer, Giulio Casagrande, Roberto Gastaldi, Loris Vendrame, Augusto Benvenuti, Tyler Lowrey
-
Patent number: 7271070Abstract: The invention relates to a method for producing integrable semiconductor components, especially transistors or logic gates, using a p-doped semiconductor substrate. First of all, a mask is applied to the semiconductor substrate in order to define a window that is delimited by a peripheral edge. An n-doped trough is then produced in the semiconductor substrate by means of ion implantation using an energy that is sufficient for ensuring that a p-doped inner area remains on the surface of the semiconductor substrate. The edge area of the n-doped trough extends as far as the surface of the semiconductor substrate. The other n-doped and/or p-doped areas that make up the structure of the transistor or logic gate are then inserted into the p-doped inner area of the semiconductor substrate. The inventive method is advantageous in that it no longer comprises expensive epitaxy and insulation processes. In an n-doped semiconductor substrate, all of the implanted ions are replaced by the complementary species; i.e.Type: GrantFiled: August 13, 1999Date of Patent: September 18, 2007Inventors: Hartmut Grutzediek, Joachim Scheerer
-
Patent number: 6951790Abstract: Methods and apparatus are provided. A NAND memory array has a select line coupled to each of a plurality of NAND strings of memory cells of the memory array. The select line has a select gate at each intersection of one of the plurality of NAND strings and the select line. The select line further includes first and second conductive layers separated by a dielectric layer, and a contact that extends from a third conductive layer, disposed on the second conductive layer, to the first conductive layer. The contact is formed in a hole that passes through the second conductive layer and the dielectric layer and that terminates at the first conductive layer. The contact electrically connects the first and second conductive layers. The hole can have a slot shape so that the contact spans two or more NAND strings of the plurality of NAND strings.Type: GrantFiled: March 24, 2004Date of Patent: October 4, 2005Assignee: Micron Technology, Inc.Inventor: Michael Violette
-
Patent number: 6815302Abstract: The present invention provides a method of manufacturing a bipolar transistor. The method may comprise forming a collector in a semiconductor wafer substrate, forming a base in the collector, implanting an oxide region within said collector and over the base, and forming an emitter over the substrate such that the oxide region is located between the emitter and the base.Type: GrantFiled: December 21, 2001Date of Patent: November 9, 2004Assignee: Agere Systems Inc.Inventors: Alan Sangone Chen, Yih-Feng Chyan, Chung Wai Leung, Yi Ma, William John Nagy
-
Patent number: 6440811Abstract: A method for fabricating a poly-poly capacitor integrated with a BiCMOS process which includes forming a lower plate electrode of a poly-poly capacitor during deposition of a gate electrode of a CMOS transistor; and forming an upper SiGe plate electrode during growth of a SiGe base region of a heterojunction bipolar transistor.Type: GrantFiled: December 21, 2000Date of Patent: August 27, 2002Assignee: International Business Machines CorporationInventors: Douglas Duane Coolbaugh, James Stuart Dunn, Stephen Arthur St. Onge
-
Patent number: 6323097Abstract: A method and structure is disclosed to measure spacing and misalignment of features in semiconductor integrated circuits. Three equally spaced, parallel first level conductive lines are formed on a first insulating layer with staircase patterns projecting both out of and into the inner edges of the outer lines. A second insulating layer is deposited and step contact vias are opened through the second insulating layer over the steps of the staircase patterns. The inner edge of the step contact via coincides with the inner edge of the step. Contact pad vias are opened through the second insulating layer over the outer lines and the step contact vias and the contact pad vias are filled with conductive material. A second level conductive line is formed over the second insulating layer parallel to said first level conductive lines and above the central first level conductive line.Type: GrantFiled: June 9, 2000Date of Patent: November 27, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Shien-Yang Wu, Tseng Chin Lo, Konrad Young
-
Patent number: 6303419Abstract: A process for fabricating a BiCMOS device, on a semiconductor substrate, featuring PFET and NFET devices, and an NPN bipolar junction transistor, has been developed. The process features the integration, or the sharing of process steps, used for both the CMOS and bipolar devices, such as the creation of an N type buried layer, used in one region for isolation of PFET devices, and used in a second region, of the semiconductor substrate, as a subcollector region, for the bipolar device. Features of the BiCMOS process include the formation of N well, and P well regions, for CMOS device, as well as the use of an epitaxial silicon layer, to allow optimum bipolar characteristics to be achieved.Type: GrantFiled: March 24, 2000Date of Patent: October 16, 2001Assignee: Industrial Technology Research InstituteInventors: Kuan-Lun Chang, Bing-Yue Tsui
-
Patent number: 6294431Abstract: A process for the manufacture of a non-volatile memory with memory cells arranged in word lines and columns in a matrix structure, with source lines extending parallel and intercalate to said lines, said source lines formed by active regions intercalated to field oxide zones, said process comprising steps for the definition of active areas of said columns of said matrix of non-volatile memory cells and the definition of said field oxide zones, subsequent steps for the definition of the lines of said matrix of non-volatile memory cells, and a following step for the definition of said source lines.Type: GrantFiled: April 12, 2000Date of Patent: September 25, 2001Assignee: STMicroelectronics S.r.l.Inventors: Roberto Bez, Caterina Riva, Giorgio Servalli
-
Patent number: 6232193Abstract: An integrated injection logic device is provided in which each collector of an I2L gate is isolated by a field oxide (“FOX”), or by other suitable isolation such as, for example, an isolation trench. The connection of the base to the collectors, between the base contact region and the bottom of the collectors, is made underneath the field oxide using a buried p type layer (TN3 in the Figures illustrating the invention). Because both silicide and heavy implant p+ implant is present at the base contact point only, the recombination current is reduced. This reduces the current loss when compared to the current loss of the known device. Additionally, current gain is also improved by placing a deep base implant close to the emitter of the upside own NPN transistor in the integrated logic device. The area of the base and the area of the collectors is decoupled, i.e.Type: GrantFiled: August 15, 2000Date of Patent: May 15, 2001Assignee: Philips Electronics North America CorporaitonInventors: Chun-Yu Chen, Gilles Marcel Ferru, Serge Bardy
-
Patent number: 6225179Abstract: A bi-MOS circuit is fabricated on first active regions assigned to the bipolar transistor and on second active regions assigned to the field effect transistors, and the field effect transistors are fabricated after said bipolar transistor, because a high-temperature heat treatment for an emitter diffusion destroys the impurity profiles of the source/drain regions of the field effect transistors, wherein a part of the field oxide layer between the second active regions is covered with an etching stopper layer before deposition of a thick silicon oxide layer in order to widely space the emitter region from the emitter electrode, even though the thick silicon oxide layer is removed from the field oxide layer between the second active regions for fabricating the field effect transistors, the etching stopper layer prevents the field oxide layer from the etchant, and the field oxide layer between the second active regions maintains the original thickness, thereby never allowing a parasitic MOS transistor to turn onType: GrantFiled: March 2, 1999Date of Patent: May 1, 2001Assignee: NEC CorporationInventor: Hiroaki Yokoyama
-
Patent number: 6162695Abstract: A method for fabricating a buried layer pinched collector bipolar, (BPCB), device, sharing several process steps with simultaneously formed CMOS devices, has been developed. The BPCB device fabrication sequence features the use of field ring regions, placed in an N well region, and located between a base and collector region. The use of the field ring results in an increase in collector-emitter breakdown voltage, as a result of the reduction in local dopant concentration in the N well region. This phenomena, the reduction the local dopant concentration in the N well region, in the vicinity of the field ring region, allows a higher N well dopant concentration to be used, resulting in increased frequency responses, (Ft), of the BPCB device, when compared to counterparts fabricated without the field ring regions, and thus with a lower N well dopant concentration.Type: GrantFiled: August 18, 1999Date of Patent: December 19, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jei-Feng Hwang, Jun-Lin Tsai, Ruey-Hsin Liou, Kuo-Chio Liu
-
Patent number: 6022778Abstract: A process for the manufacturing of an integrated circuit having DMOS-technology power devices and non-volatile memory cells provides for forming respective laterally displaced isolated semiconductor regions, electrically insulated from each other and from a common semiconductor substrate, inside which the devices will be formed; forming conductive gate regions for the DMOS-technology power devices and for the memory cells over the respective isolated semiconductor regions. Inside the isolated semiconductor regions for the DMOS-technology power devices, channel regions extending under the insulated gate regions are formed. The channel regions are formed by an implantation of a dopant along directions tilted of a prescribed angle with respect to a direction orthogonal to a top surface of the integrated circuit, in a dose and with an energy such that the channel regions are formed directly after the implantation of the dopant without performing a thermal diffusion at a high temperature of the dopant.Type: GrantFiled: March 8, 1996Date of Patent: February 8, 2000Assignee: SGS-Thomson Microelectronics, S.r.l.Inventors: Claudio Contiero, Paola Galbiati, Michele Palmieri
-
Patent number: 5915186Abstract: In a semiconductor device manufacturing method for forming first and second bipolar transistors on a semiconductor substrate 1, a link base layer 5 for connecting a graft base layer (graft base layer 8) of the first bipolar transistor and an intrinsic base layer 12 to each other, and at least a part of a base layer 6 of the second bipolar transistor are formed simultaneously with each other, and then the link base layer 5 in a region where the intrinsic base layer 12 will be formed is removed by an etching treatment, and then by a selective epitaxial growth method, the intrinsic base layer 12 is formed in the region where the link base layer 5 is removed.Type: GrantFiled: December 18, 1997Date of Patent: June 22, 1999Assignee: Sony CorporationInventor: Takayuki Gomi
-
Patent number: 5869381Abstract: Increased gain and improved stability are realized in using resistive emitter ballasting by including integrated capacitive elements in parallel with the resistive elements in the emitter circuit. A feature of the invention is an integrated capacitor structure having a small surface area to minimize parasitic capacitance, whereby resistor and capacitor surface areas of 100 square micrometers or less are obtained. Another feature of the invention is the use of a high dielectric material in realizing a resistor-capacitor impedance zero at a frequency much lower than the operating frequency of the transistor. For an operating frequency of 2 GHz and resistor values of 50-250 ohms, capacitance required is 3 pF or greater. Another feature of the invention is a method of fabricating the integrated resistive-capacitive element in either a low temperature process or a high temperature process which minimizes capacitor leakage when using a thin high dielectric insulative material between capacitor plates.Type: GrantFiled: September 29, 1997Date of Patent: February 9, 1999Assignee: Spectrian, Inc.Inventors: Francois Hebert, William McCalpin
-
Patent number: 5770490Abstract: A dual work function CMOS device and method for producing the same is disclosed. The method includes: depositing a first layer of a doped material, either n-type or p-type, over a substrate to be doped; defining the areas that are to be oppositely doped; depositing a second layer of an oppositely doped material over the entire surface; and subjecting the entire CMOS device to a high temperature, drive-in anneal. The drive-in anneal accelerates the diffusion of the dopants into the adjacent areas, thereby doping the gate polysilicon and channels with the desired dopants. A nitride barrier layer may be utilized to prevent the second dopant from diffusing through the first layer and into the substrate beneath.Type: GrantFiled: August 29, 1996Date of Patent: June 23, 1998Assignee: International Business Machines CorporationInventors: Robert O. Frenette, Dale P. Hallock, Stephen A. Mongeon, Anthony C. Speranza, William R. P. Tonti
-
Patent number: 5661066Abstract: In an integrated circuit comprising an IIL and a high frequency npn bipolar transistor which has a deep p.sup.- -type base region 45 for its inverted npn output transistors, circuit elements such as a resistor part R, a capacitor part C, a diode part D and an isolated crossing connection part Cr are provided with deep p.sup.- -type regions 54, 54', 65', 71 and 82 which are formed at the same time with the p.sup.- -type region 45 in the IIL, and thereby, reliability of the circuit elements as well as characteristic thereof are improved, thereby further improving manufacturing yields.Type: GrantFiled: April 2, 1991Date of Patent: August 26, 1997Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Toyoki Takemoto, Haruyasu Yamada, Tsutomu Fujita, Tadao Komeda