Having Multiple Emitter Or Collector Structure Patents (Class 438/338)
-
Patent number: 9018705Abstract: An ESD transistor is provided. The ESD transistor includes a collector region on a substrate, a base contact region on the substrate, an emitter region spaced apart from the base contact region, a sink region disposed vertically below the collector region, and a buried layer disposed horizontally under the sink region.Type: GrantFiled: January 28, 2014Date of Patent: April 28, 2015Assignee: MagnaChip Semiconductor, Ltd.Inventor: Kyong Jin Hwang
-
Publication number: 20140363945Abstract: Bipolar transistors and methods for fabricating bipolar transistors are provided. In one embodiment, the method includes the step or process of providing a substrate having therein a semiconductor base region of a first conductivity type and first doping density proximate an upper substrate surface. A multilevel collector structure of a second opposite conductivity type is formed in the base region. The multilevel collector includes a first collector part extending to a collector contact, a second collector part Ohmically coupled to the first collector part underlying the upper substrate surface by a first depth, a third collector part laterally spaced apart from the second collector part and underlying the upper substrate surface by a second depth and having a first vertical thickness, and a fourth collector part Ohmically coupling the second and third collector parts and having a second vertical thickness different than the first vertical thickness.Type: ApplicationFiled: August 22, 2014Publication date: December 11, 2014Inventors: XIN LIN, DANIEL J. BLOMBERG, JIANG-KAI ZUO
-
Patent number: 8816449Abstract: An integrated circuit structure has a substrate comprising a well region and a surface region, an isolation region within the well region, a gate insulating layer overlying the surface region, first and second source/drain regions within the well region of the substrate. The structure also has a channel region formed between the first and second source/drain regions and within a vicinity of the gate insulating layer, and a gate layer overlying the gate insulating layer and coupled to the channel region. The structure has sidewall spacers on edges of the gate layer to isolate the gate layer, a local interconnect layer overlying the surface region of the substrate and having an edge region extending within a vicinity of the first source/drain region. A contact layer on the first source/drain region in contact with the edge region and has a portion abutting a portion of the sidewall spacers.Type: GrantFiled: September 17, 2013Date of Patent: August 26, 2014Assignees: Semiconductor Manufacturing International (Shanghai) Corp., Semiconductor Manufacturing International (Beijing) Corp.Inventor: Tzu-Yin Chiu
-
Patent number: 8765562Abstract: A collector layer having p type is formed on a silicon carbide substrate having n type. A drift layer having n type is formed on a top surface side of the collector layer. A body region provided on the drift layer and having p type, and an emitter region provided on the body region to be separated from the drift layer by the body region and having n type are formed. A bottom surface side of the collector layer is exposed by removing the silicon carbide substrate.Type: GrantFiled: September 13, 2012Date of Patent: July 1, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Toru Hiyoshi, Takeyoshi Masuda, Keiji Wada
-
Patent number: 8703571Abstract: A method of forming a semiconductor device is provided. The method includes forming a first fin above a substrate, forming a first emitter region in a first portion of the first fin, forming a first collector region in a second portion of the first fin, and forming a first base region in a third portion of the first fin. The third portion of the first fin is disposed underneath a first gate electrode. The method further includes forming a second fin adjacent to the first fin and above the substrate. The second fin is composed of a semiconductor material. The method also includes forming a first base contact over the second fin. The first base contact is coupled to the first base region through the second fin, the substrate, and the first fin.Type: GrantFiled: June 27, 2012Date of Patent: April 22, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Yao Ke, Tao-Wen Chung, Shine Chung, Fu-Lung Hsueh
-
Patent number: 8603885Abstract: Bipolar transistors with tailored response curves, as well as fabrication methods for bipolar transistors and design structures for BiCMOS integrated circuits. The bipolar transistor includes a first section of a collector region implanted with a first dopant concentration and a second section of the collector region implanted with a second dopant concentration that is higher than the first dopant concentration. A first emitter is formed in vertical alignment with the first section of the collector region. A second emitter is formed in vertical alignment with the second section of the collector region.Type: GrantFiled: January 4, 2011Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Ramana M. Malladi, Kim M. Newton
-
Patent number: 8546229Abstract: Insufficient gain in bipolar transistors (20) is improved by providing an alloyed (e.g., silicided) emitter contact (452) smaller than the overall emitter (42) area. The improved emitter (42) has a first emitter (FE) portion (42-1) of a first dopant concentration CFE, and a second emitter (SE) portion (42-2) of a second dopant concentration CSE. Preferably CSE?CFE. The SE portion (42-2) desirably comprises multiple sub-regions (45i, 45j, 45k) mixed with multiple sub-regions (47m, 47n, 47p) of the FE portion (42-1). A semiconductor-metal alloy or compound (e.g., a silicide) is desirably used for Ohmic contact (452) to the SE portion (42-2) but substantially not to the FE portion (42-1). Including the FE portion (42-1) electrically coupled to the SE portion (42-2) but not substantially contacting the emitter contact (452) on the SE portion (42-2) provides gain increases of as much as ˜278.Type: GrantFiled: February 6, 2013Date of Patent: October 1, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Xin Lin, Daniel J. Blomberg, Jiang-Kai Zuo
-
Patent number: 8450179Abstract: A method for fabricating a semiconductor device having a first and second bipolar devices of the same dopant type includes: depositing a dielectric layer over a semiconductor layer, depositing a gate conductor layer over the dielectric layer, defining base regions of both bipolar devices, removing the gate conductor layer and dielectric layer in the base regions, depositing a base layer on the gate conductor layer and on the exposed semiconductor layer in the base regions, depositing an insulating layer over the base layer, forming a photoresist layer and defining emitter regions of both bipolar devices, removing the photoresist layer in the emitter regions thereby forming two emitter windows, masking the emitter window of the first bipolar device and exposing the base layer in the base region of the second bipolar device to an additional emitter implant through the associated emitter window.Type: GrantFiled: February 2, 2007Date of Patent: May 28, 2013Assignee: Texas Instruments Deutschland GmbHInventors: Badih El-Kareh, Hiroshi Yasuda, Scott Balster
-
Patent number: 8283234Abstract: An array is formed by a plurality of cells, wherein each cell is formed by a bipolar junction selection transistor having a first, a second, and a control region. The cell includes a common region, forming the second regions of the selection transistors, and a plurality of shared control regions overlying the common region. Each shared control region forms the control regions of a plurality of adjacent selection transistors and accommodates the first regions of the plurality of adjacent selection transistors as well as contact portions of the shared control region. Blocks of adjacent selection transistors of the plurality of selection transistors share a contact portion and the first regions of a block of adjacent selection transistors are arranged along the shared control region between two contact portions.Type: GrantFiled: January 20, 2011Date of Patent: October 9, 2012Assignee: Intel CorporationInventors: Agostino Pirovano, Fabio Pellizzer
-
Patent number: 8216863Abstract: A method of manufacturing field-emitter arrays by a molding technique includes uniformly controlling a shape of mold holes to obtain field emitter tips having diameters below 100 nm and blunted side edges. Repeated oxidation and etching of a mold substrate formed of single-crystal semiconductor mold wafers is carried out, wherein the mold holes for individual emitters are fabricated by utilizing the crystal orientation dependence of the etching rate.Type: GrantFiled: May 29, 2009Date of Patent: July 10, 2012Assignee: Paul Scherrer InsitutInventors: Eugenie Kirk, Soichiro Tsujino
-
Patent number: 8003475Abstract: A method for fabricating a transistor structure with a first and a second bipolar transistor having different collector widths is presented. The method includes providing a semiconductor substrate, introducing a first buried layer of the first bipolar transistor and a second buried layer of the second bipolar transistor into the semiconductor substrate, and producing at least a first collector region having a first collector width on the first buried layer and a second collector region having a second collector width on the second buried layer. A first collector zone having a first thickness is produced on the second buried layer for production of the second collector width. A second collector zone having a second thickness is produced on the first collector zone. At least one insulation region is produced that isolates at least the collector regions from one another.Type: GrantFiled: March 20, 2008Date of Patent: August 23, 2011Assignee: Infineon Technologies AGInventors: Josef Böck, Rudolf Lachner, Thomas Meister, Reinhard Stengl, Herbert Schäfer, Martin Seck
-
Patent number: 7807539Abstract: Methods for forming a bipolar junction transistor device are described herein. A method for forming the bipolar junction transistor device may include doping a first portion of a substrate with a first dopant to form a base pick-up region, and after doping the first portion of the substrate, doping a second portion of the substrate with a second dopant to form at least one emitter region. A bipolar junction transistor device may include a floating collector, in which case the bipolar junction transistor device may be operated as a diode for improved emitter current.Type: GrantFiled: March 26, 2008Date of Patent: October 5, 2010Assignee: Marvell International Ltd.Inventors: Pantas Sutardja, Albert Wu, Chien-Chuan Wei, Runzi Chang, Winston Lee, Peter Lee
-
Patent number: 7638816Abstract: A surge protection device with small-area buried regions (38, 60) to minimize the device capacitance. The doped regions (38, 60) are formed either in a semiconductor substrate (34), or in an epitaxial layer (82), and then an epitaxial layer (40, 84) is formed thereover to bury the doped regions (38, 60). The small features of the buried regions (38, 60) are maintained as such by minimizing high temperature and long duration processing of the chip. An emitter (42, 86) is formed in the epitaxial layer (40, 84).Type: GrantFiled: August 28, 2007Date of Patent: December 29, 2009Assignee: Littelfuse, Inc.Inventor: Richard A. Rodrigues
-
Patent number: 7595249Abstract: A method for fabricating a bipolar transistor includes forming a vertical sequence of semiconductor layers, forming an implant mask on the last formed semiconductor layer, and implanting dopant ions into a portion of one or more of the semiconductor layers. The sequence of semiconductor layers includes a collector layer, a base layer that is in contact with the collector layer, and an emitter layer that is in contact with the base layer. The implanting uses a process in which the implant mask stops dopant ions from penetrating into a portion of the sequence of layers.Type: GrantFiled: September 29, 2008Date of Patent: September 29, 2009Assignee: Alcatel-Lucent USA Inc.Inventors: Young-Kai Chen, Lay-Lay Chua, Vincent Etienne Houtsma, Rose Fasano Kopf, Andreas Leven, Chun-Ting Liu, Wei-Jer Sung, Yang Yang
-
Patent number: 7456069Abstract: A method in the fabrication of an I2L circuit comprises (i) forming a common base of a lateral bipolar transistor and emitter of a vertical bipolar multicollector transistor, a common collector of the lateral transistor and base of the vertical multicollector transistor, and an emitter of the lateral transistor in a substrate; (ii) forming, from a first deposited polycrystalline layer, a contact region for the common collector/base and a contact region for the emitter of the lateral transistor; (iii) forming an isolation structure for electric isolation of the polycrystalline contact region for the common collector/base; and (iv) forming, from a second deposited polycrystalline layer, a contact region for the common base/emitter and multiple collectors of the vertical multicollector transistor.Type: GrantFiled: October 6, 2005Date of Patent: November 25, 2008Assignee: Infineon Technologies AGInventors: Ted Johansson, Hans Norstroem
-
Publication number: 20080227261Abstract: The invention relates to a method for fabricating a transistor structure, comprising at least a first and a second bipolar transistor having different collector widths. The invention is distinguished by the fact that all junctions between differently doped regions have a sharp interface. In this case, by way of example, a first collector region 2.1 is suitable for a high-frequency transistor with high limiting frequencies fT and a second collector region 2.2 is suitable for a high-voltage transistor with increased breakdown voltages.Type: ApplicationFiled: March 20, 2008Publication date: September 18, 2008Inventors: Josef Bock, Rudolf Lachner, Thomas Meister, Reinhard Stengl, Herbert Schafer, Martin Seck
-
Patent number: 7371650Abstract: A method for fabricating a transistor structure with a first and a second bipolar transistor having different collector widths is presented. The method includes providing a semiconductor substrate, introducing a first buried layer of the first bipolar transistor and a second buried layer of the second bipolar transistor into the semiconductor substrate, and producing at least a first collector region having a first collector width on the first buried layer and a second collector region having a second collector width on the second buried layer. A first collector zone having a first thickness is produced on the second buried layer for production of the second collector width. A second collector zone having a second thickness is produced on the first collector zone. At least one insulation region is produced that isolates at least the collector regions from one another.Type: GrantFiled: October 24, 2003Date of Patent: May 13, 2008Assignee: Infineon Technologies AGInventors: Josef Böck, Rudolf Lachner, Thomas Meister, Reinhard Stengl, Herbert Schäfer, Martin Seck
-
Patent number: 7320922Abstract: An integrated circuit on a semiconductor chip is provided with a first bipolar transistor and a second bipolar transistor. The first bipolar transistor has a first collector region of a first conductivity type, grown by at least one epitaxial layer, and the second bipolar transistor has a second collector region of this first conductivity type grown by this epitaxial layer. The first collector region also has a first collector drift zone, and the second collector region has a second collector drift zone. Whereby, the first collector drift zone is shortened as compared to the second collector drift zone by partial etching of the epitaxial layer.Type: GrantFiled: November 15, 2005Date of Patent: January 22, 2008Assignee: Atmel Germany GmbHInventor: Christoph Bromberger
-
Patent number: 7317215Abstract: A heterojunction bipolar transistor is formed in a semiconductor substrate of a first conductivity type including a collector region. A base region is formed on the substrate and an emitter region is formed over the base region. At least one of the collector, base and emitter regions includes a first region doped with an impurity having a first concentration and a second region doped with the impurity having a second concentration. Noise performance and reliability of the heterojunction bipolar transistor is improved without degrading ac performance.Type: GrantFiled: September 21, 2004Date of Patent: January 8, 2008Assignee: International Business Machines CorporationInventors: Peter J. Geiss, Alvin J. Joseph, Rajendran Krishnasamy, Xuefeng Liu
-
Patent number: 7176099Abstract: A hetero-junction bipolar transistor that satisfies high resistance required to avoid a potential breakdown includes: an n-type sub-collector layer 110 that is made of GaAs; an n-type first collector 121 that is made of a semiconductor material with a smaller avalanche coefficient than that of the sub-collector 110 and is formed on the sub-collector layer 110; a second collector layer 132 that is made of n-type or i-type GaAs with lower dopant concentration than that of the sub-collector layer 110 and is formed on the first collector layer 121; a p-type base layer 133 that is made of GaAs and is formed on the second collector layer 132; and emitter layer 134 that is made of a semiconductor material with a larger band gap than that of the base layer 133 and is formed on the base layer 133.Type: GrantFiled: April 7, 2005Date of Patent: February 13, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Keiichi Murayama, Akiyoshi Tamura, Masanobu Nogome
-
Patent number: 7098113Abstract: A power lateral PNP device is disclosed which includes an epitaxial layer; a first and second collector region embedded in the epitaxial layer; an emitter region between the first and second collector regions. Therefore slots are placed in each of the regions. Accordingly, in a first approach the standard process flow will be followed until reaching the point where contact openings and metal are to be processed. In this approach slots are etched that are preferably 5 to 6 um deep and 5 to 6 um wide. These slots are then oxidized and will be subsequently metalized. When used for making metal contacts to the buried layer or for ground the oxide is removed from the bottom of the slots by an anisotropic etch. Subsequently when these slots receive metal they will provide contacts to the buried layer where this is desired and to the substrate when a ground is desired. In a second approach the above-identified process is completed up through the slot process without processing the lateral PNPs.Type: GrantFiled: March 13, 2003Date of Patent: August 29, 2006Assignee: Micrel, Inc.Inventors: John Durbin Husher, Ronald L. Schlupp
-
Patent number: 7098112Abstract: A field emission array which does not contain any organic material is manufactured by separately preparing nanostructures whose one ends were coated and then adhering the coated ends of the nanostructures to a metal electrode layer formed on a substrate.Type: GrantFiled: June 9, 2004Date of Patent: August 29, 2006Assignee: Samsung Corning Co., Ltd.Inventors: Kyeong-Taek Jung, Myung-Soo Kim, Kwan-Goo Jeon, Seog-Hyun Cho
-
Patent number: 6962842Abstract: A method of removing a sacrificial emitter feature in a bipolar complementary metal oxide semiconductor (BICMOS) process with a super self-aligned bipolar junction transistor (BJT) is disclosed. According to the new method, a mask layer, such as an oxide deposited using high density plasma (HDP) techniques, is deposited over an extrinsic base layer and over a sacrificial emitter structure. Because of the particular characteristic of the HDP oxide, the deposition of HDP oxide forms a triangular-like structure over the sacrificial emitter structure having a maximum thickness less than the thickness of the HDP oxide over the extrinsic base layer. This facilitates the complete removal of the HDP oxide above the sacrificial emitter layer without the complete removal of the HDP oxide above the extrinsic base layer. This allows the removal of the sacrificial emitter structure while the remaining HDP oxide, serving as a mask, protects the underlying extrinsic base layer.Type: GrantFiled: March 6, 2003Date of Patent: November 8, 2005Assignee: Maxim Integrated Products, Inc.Inventors: Alexander Kalnitsky, Sang H. Park, Viktor Zekeriya, Larry Wang
-
Patent number: 6891230Abstract: The invention describes the fabrication and structure of an ESD protection device for integrated circuit semiconductor devices with improved ESD protection and resiliency. A vertical bipolar npn transistor forms the basis of the protection device. To handle the large current requirements of an ESD incident, the bipolar transistor has multiple base and emitter elements formed in an npn bipolar array. To assure turn-on of the multiple elements of the array the emitter fingers are continuously or contiguously connected with an unique emitter design layout. The contiguous emitter design provides an improved electrical emitter connection for the device, minimizing any unbalance that can potentially occur when using separate emitter fingers and improving the ability for the simultaneous turn on of the multiple emitter-base elements.Type: GrantFiled: March 2, 2004Date of Patent: May 10, 2005Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ta-Lee Yu
-
Patent number: 6855613Abstract: A method of fabricating a III-V heterostructure semiconductor device. The method includes the steps of forming at least one conductive post overlying a semiconductor region to form a structure, encapsulating the structure and the conductive post to form a planarized cured passivation layer, and exposing the conductive post through the planarized cured passivation layer to form the semiconductor device.Type: GrantFiled: November 4, 1999Date of Patent: February 15, 2005Assignees: Lucent Technologies Inc., Agere Systems Inc.Inventors: Robert Alan Hamm, Rose Fasano Kopf, Robert William Ryan, Alaric Tate, Yu-Chi Wang
-
Patent number: 6815301Abstract: A method for fabricating a bipolar transistor includes: a first step of implanting, along the normal direction of the principle surface of a first-conductive-type semiconductor single crystalline substrates ions of a second-conductive-type first impurity into the semiconductor single crystalline substrate to form a second-conductive-type collector layer; a second step of implanting, along the direction tilted from the normal direction, ions of a second-conductive-type second impurity into the semiconductor single crystalline substrate at a higher injection energy than that in the ion implantation of the first step to form a buried collector layer in a lower portion of the collector layer; and a third step of forming each of a first-conductive-type base layer and a second-conductive-type emitter layer in a predetermined region of a surface portion of the collector layer.Type: GrantFiled: February 20, 2004Date of Patent: November 9, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Masao Shindo
-
Patent number: 6784064Abstract: A method of making a heterojunction bipolar transistor comprises the steps of: forming a mask layer on a compound semiconductor film by using a photomask for forming an emitter; and forming the emitter by wet-etching the compound semiconductor film by using the mask layer. The photomask has a pattern thereon for forming the emitter. The pattern is defined by a first area R associated with the shape of the emitter to be formed, and a plurality of second areas T1 to T4. Each of the second areas T1 to T4 includes first and second sides S1 and S2 meeting each other to form an acute angle therebetween, and a third side S3 in contact with the first area R. In each of the second areas T1 to T4, one side S3 of the two sides meeting each other to form a right angle therebetween is in contact with one side of the area R, whereas the other side S1 is connected to another side of the first area R to form a line segment.Type: GrantFiled: December 27, 2001Date of Patent: August 31, 2004Assignee: Sumitomo Electric Industries, Ltd.Inventors: Seiji Yaegashi, Kenji Kotani, Masaki Yanagisawa, Hiroshi Yano
-
Patent number: 6720625Abstract: The invention describes the fabrication and structure of an ESD protection device for integrated circuit semiconductor devices with improved ESD protection and resiliency. A vertical bipolar npn transistor forms the basis of the protection device. To handle the large current requirements of an ESD incident, the bipolar transistor has multiple base and emitter elements formed in an npn bipolar array. To assure turn-on of the multiple elements of the array the emitter fingers are continuously or contiguously connected with an unique emitter design layout. The contiguous emitter design provides an improved electrical emitter connection for the device, minimizing any unbalance that can potentially occur when using separate emitter fingers and improving the ability for the simultaneous turn on of the multiple emitter-base elements.Type: GrantFiled: October 8, 2002Date of Patent: April 13, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Ta-Lee Yu
-
Patent number: 6673703Abstract: A method of fabricating an integrated circuit including a monocrystalline silicon substrate, a layer of polycrystalline silicon on the top surface of the substrate and doped with at least two dopants with different rates of diffusion, in which method annealing is performed at a temperature and for a time such that a first dopant diffuses into a first zone and a second dopant diffuses into a second zone larger than the first zone.Type: GrantFiled: June 13, 2002Date of Patent: January 6, 2004Assignee: STMicroelectronics S.A.Inventors: Olivier Menut, Herve Jaouen
-
Patent number: 6664609Abstract: Disclosed is a circuit layout of a differential amplification circuit that constitutes a Gilbert cell, in which two multiple finger bipolar transistors forming a differential amplifier are positioned substantially axially symmetrical to each other. The longitudinal direction of each finger is orthogonal to the axis of symmetry. A wiring connected to an emitter electrode of each one of the transistors is laid so as to extend in a direction opposite to the other one of the transistors.Type: GrantFiled: March 21, 2002Date of Patent: December 16, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Junji Ito, Ikuo Imanishi
-
Patent number: 6645820Abstract: An ESD protection circuit protects integrated circuits having multiple power supply voltage sources from damage when an ESD event causes excessive differential voltages between the multiple separate power supply voltage sources. The ESD protection circuit has a string of serially connected lateral polycrystalline silicon diodes characterized by consistent turn-on threshold voltage level such that as the number of stage of the ESD protection circuit increase, the turn-on voltage threshold of the ESD protection circuit increase linearly.Type: GrantFiled: April 9, 2002Date of Patent: November 11, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kuo Reay Peng, Jian-Hsing Lee, Shui-Hung Chen
-
Method for manufacturing and structure of semiconductor device with polysilicon definition structure
Publication number: 20030100149Abstract: In accordance with a particular embodiment of the present invention, a method for manufacturing a semiconductor device includes forming a buried layer of a semiconductor substrate. An active region is formed adjacent at least a portion of the buried layer, and an isolation structure is formed adjacent at least a portion of the active region. A gate oxide is formed adjacent at least a portion of the active region. The method also includes forming a polysilicon layer adjacent at least a portion of the gate oxide. At least a portion of the polysilicon layer is removed to form a polysilicon definition structure. The polysilicon definition structure at least substantially surrounds and defines an emitter contact region. The method also includes forming an implant region of the emitter contact region, wherein the implant region is self-aligned.Type: ApplicationFiled: November 29, 2001Publication date: May 29, 2003Applicant: Texas Instruments IncorporatedInventor: Xiaoju Wu -
Patent number: 6524921Abstract: The invention includes a bipolar transistor construction having a collector region, emitter region, and base region extending within a semiconductive material substrate. The construction further comprises separate access regions associated with the base region, emitter region and collector region, respectively. An n-type doped connecting region is comprised by the collector region and extends beneath the emitter and base regions. A p-type doped location is comprised by the base region and extends beneath the emitter region and above the n-type doped connecting region. An n-type doped intermediate location is within the emitter region and between the p-type doped location and the emitter access region. The invention also includes methods of forming bipolar transistors.Type: GrantFiled: March 8, 2002Date of Patent: February 25, 2003Assignee: Micron Technology, Inc.Inventor: Nathaniel J. Collins
-
Patent number: 6503809Abstract: A power transistor includes a plurality of emitter regions and a plurality of base contacts. In order to decrease base resistance, each of the plurality of emitter regions is adjacent to at least four base contacts. The entire transistor includes multiple emitter regions, e.g., greater than or equal to about 1,000 with no upper limit wherein the actual number of emitter regions is dependent on the desired current carrying capacity. The emitter regions are directly connected in parallel to the high current carrying metal layer of the transistor through vias or metal contact studs. The size of the emitter regions should be made as small as the process design rules will allow in order to allow an increase in the perimeter to area ratio of the emitter region which, for a given current, decreases the peak current density.Type: GrantFiled: March 9, 2001Date of Patent: January 7, 2003Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Lars Tilly, Per-Olof Magnus Brandt
-
Patent number: 6472286Abstract: The invention describes the fabrication and structure of an ESD protection device for integrated circuit semiconductor devices with improved ESD protection and resiliency. A vertical bipolar npn transistor forms the basis of the protection device. To handle the large current requirements of an ESD incident, the bipolar transistor has multiple base and emitter elements formed in an npn bipolar array. To assure turn-on of the multiple elements of the array the emitter fingers are continuously or contiguously connected with an unique emitter design layout. The contiguous emitter design provides an improved electrical emitter connection for the device, minimizing any unbalance that can potentially occur when using separate emitter fingers and improving the ability for the simultaneous turn on of the multiple emitter-base elements.Type: GrantFiled: August 9, 2000Date of Patent: October 29, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Ta-Lee Yu
-
Publication number: 20020086489Abstract: Silicide formation on the surface of the emitter in a vertical BJT is blocked by adding polysilicon lines with nitride sidewalls. The poly and nitride prevent silicide formation where they are deposited, decreasing the ratio of silicided area to total area and increasing emitter efficiency.Type: ApplicationFiled: November 8, 2001Publication date: July 4, 2002Inventor: Amitava Chatterjee
-
Patent number: 6372596Abstract: In one embodiment of a horizontal bipolar transistor constructed in accordance with the teachings of this invention, oxygen is implanted into the horizontal bipolar transistor to provide a silicon dioxide layer between the base and the collector and emitter of the horizontal bipolar transistor. This silicon dioxide layer reduces the actual interface area of the base to collector and base to emitter junctions, thereby decreasing the capacitance of the transistor. In addition, the dielectric constant of the silicon dioxide layer is such that the capacitance across the silicon dioxide layer, and thus between the base and the collector and emitter, is minimal relative to the base to collector and base to emitter capacitance provided by the base to collector and base to emitter junctions themselves. In an alternative embodiment, nitrogen ions are implanted to form silicon nitride regions rather than silicon dioxide regions.Type: GrantFiled: June 7, 1995Date of Patent: April 16, 2002Assignee: Texas Instruments IncorporatedInventor: Robert H. Havemann
-
Publication number: 20010019873Abstract: A semiconductor device and method of fabricating the device. An emitter region is formed self centered and self aligned symmetrically with a base region. Using frontside processing techniques, a collector is formed symmetrically self-aligned with the base region and the emitter region. The collector region may be further formed self-centered with the base region using backside processing techniques. The self-aligned and self-centered symmetric structure virtually eliminates parasitic elements in the device significantly improving the device performance. The device is scalable on the order of approximately 0.1 microns. The method also provides reproduceability and repeatability of device characteristics necessary for commercial manufacture of the symmetric device.Type: ApplicationFiled: April 2, 2001Publication date: September 6, 2001Applicant: Research Triangle InstituteInventor: Paul Enquist
-
Publication number: 20010017398Abstract: A substrate potential limiting device for an integrated circuit that includes a semiconductor substrate is provided. The device includes at least one unidirectional element connected between a substrate contact on the semiconductor substrate and a reference potential. The unidirectional element may be a bipolar transistor. The bipolar transistor includes a base and a collector connected to the at least one substrate contact and an emitter connected to the reference potential.Type: ApplicationFiled: February 27, 2001Publication date: August 30, 2001Applicant: STMicroelectronics S.r. I.Inventor: Filippo Alagi
-
Patent number: 6140170Abstract: Complementary vertical bipolar and DMOS devices are formed in a single substrate with fully isolated wells and retrograde well doping. The retrograde well doping results from a process in which the complementary wells are formed in a silicon substrate and heavily doped collector regions formed at the surface. The wafer is then inverted and the backside of the wafer ground away exposing the retrograde doped wells. With appropriate well doping complementary IGBT devices can be integrated with bipolar and/or DMOS devices in the same substrate. Trench technology is used for isolation.Type: GrantFiled: August 27, 1999Date of Patent: October 31, 2000Assignee: Lucent Technologies Inc.Inventor: Muhammed Ayman Shibib
-
Patent number: 6127236Abstract: A substantially concentric lateral bipolar transistor and the method of forming same. A base region is disposed about a periphery of an emitter region, and a collector region is disposed about a periphery of the base region to form the concentric lateral bipolar transistor of the invention. A gate overlies the substrate and at least a portion of the base region. At least one electrical contact is formed connecting the base and the gate, although a plurality of contacts may be formed. A further bipolar transistor is formed according to the following method of the invention. A base region is formed in a substrate and a gate region is formed overlying at least a portion of the base region. Emitter and collector terminals are formed on opposed sides of the base region. The gate is used as a mask during first and second ion implants.Type: GrantFiled: August 10, 1998Date of Patent: October 3, 2000Assignee: Micron Technology, Inc.Inventors: Kirk D. Prall, Mike P. Violette
-
Patent number: 6103584Abstract: A bipolar transistor designed to support a substantially uniform current density in base and collector regions to prevent the characteristic early fall-off of bipolar transistor current gain, and to improve the forward safe operating area performance. The advantages of the present invention are achieved by optimally spacing the neighboring emitters in relation to base thickness and further by maintaining a symmetrical topology by the self-aligned formation of emitters and base contacts. The spacing distance between the neighboring emitters does not exceed the base thickness. As a result, the current density below each emitter island is substantially uniform and the transistor as a whole can conduct a higher total current. Moreover, the transistor inhibits formation of current filaments and hot spots because the electric field in the collector region is uniform.Type: GrantFiled: April 27, 1999Date of Patent: August 15, 2000Assignee: Semicoa SemiconductorsInventors: Richard A. Metzler, Vladimir Rodov
-
Patent number: 5869381Abstract: Increased gain and improved stability are realized in using resistive emitter ballasting by including integrated capacitive elements in parallel with the resistive elements in the emitter circuit. A feature of the invention is an integrated capacitor structure having a small surface area to minimize parasitic capacitance, whereby resistor and capacitor surface areas of 100 square micrometers or less are obtained. Another feature of the invention is the use of a high dielectric material in realizing a resistor-capacitor impedance zero at a frequency much lower than the operating frequency of the transistor. For an operating frequency of 2 GHz and resistor values of 50-250 ohms, capacitance required is 3 pF or greater. Another feature of the invention is a method of fabricating the integrated resistive-capacitive element in either a low temperature process or a high temperature process which minimizes capacitor leakage when using a thin high dielectric insulative material between capacitor plates.Type: GrantFiled: September 29, 1997Date of Patent: February 9, 1999Assignee: Spectrian, Inc.Inventors: Francois Hebert, William McCalpin