Planar Capacitor Patents (Class 438/393)
-
Publication number: 20110115052Abstract: A semiconductor device including a capacitor having a lower electrode in which the lower electrode includes a first cylindrical lower electrode connected to a contact electrically connected to a semiconductor substrate; and a second cylindrical lower electrode in contact with an inner wall of at least an upper end of the first cylindrical lower electrode and extending upwards from a top of the first cylindrical lower electrode.Type: ApplicationFiled: November 16, 2010Publication date: May 19, 2011Applicant: ELPIDA MEMORY, INC.Inventor: Shigeru SUGIOKA
-
Patent number: 7936045Abstract: An integrated circuit with a multi-stage matching circuit with an inductive conductive structure with a first end and a second end in the integrated circuit and a capacitor structure in the integrated circuit connected to a tap between the ends of the inductive conductive structure between the inductive conductive structure and a reference potential.Type: GrantFiled: June 11, 2007Date of Patent: May 3, 2011Assignee: Infineon Technologies AGInventors: Winfried Bakalski, Krzysztof Kitlinski, Markus Zannoth
-
Patent number: 7927947Abstract: Methods for depositing high-K dielectrics are described, including depositing a first electrode on a substrate, wherein the first electrode is chosen from the group consisting of platinum and ruthenium, applying an oxygen plasma treatment to the exposed metal to reduce the contact angle of a surface of the metal, and depositing a titanium oxide layer on the exposed metal using at least one of a chemical vapor deposition process and an atomic layer deposition process, wherein the titanium oxide layer comprises at least a portion rutile titanium oxide.Type: GrantFiled: June 30, 2009Date of Patent: April 19, 2011Assignee: Intermolecular, Inc.Inventors: Xiangxin Rui, Sunil Shanker, Sandra Malhotra, Imran Hashim, Edward Haywood
-
Patent number: 7927990Abstract: A method is provided to form densely spaced metal lines. A first set of metal lines is formed by etching a first metal layer. A thin dielectric layer is conformally deposited on the first metal lines. A second metal is deposited on the thin dielectric layer, filling gaps between the first metal lines. The second metal layer is planarized to form second metal lines interposed between the first metal lines, coexposing the thin dielectric layer and the second metal layer at a substantially planar surface. In some embodiments, planarization continues to remove the thin dielectric covering tops of the first metal lines, coexposing the first metal lines and the second metal lines, separated by the thin dielectric layer, at a substantially planar surface.Type: GrantFiled: June 29, 2007Date of Patent: April 19, 2011Assignee: SanDisk CorporationInventors: Kang-Jay Hsia, Calvin K Li, Christopher J Petti
-
Patent number: 7923264Abstract: A first passive ferroelectric memory element comprising a first electrode system and a second electrode system, wherein said first electrode system is at least partly insulated from said second electrode system by an element system comprising at least one ferroelectric element, wherein said first electrode system is a conductive surface, or a conductive layer; wherein said second electrode system is an electrode pattern or a plurality of isolated conductive areas in contact with, for read-out or data-input purposes only, a plurality of conducting pins isolated from one another.Type: GrantFiled: November 2, 2009Date of Patent: April 12, 2011Assignee: Agfa-Gevaert N.V.Inventors: Luc Leenders, Michel Werts
-
Patent number: 7919860Abstract: One aspect of the invention provides a semiconductor device that includes a microchip having an outermost surface. First and second bond pads are located on the microchip and near the outermost surface. A first UBM contact is located on the outermost surface and between the first and second bond pads. The first UBM contact is offset from the first bond pad. A second UBM contact is located on the outermost surface and between the first and second bond pads. The second UBM contact is offset from the second bond pad, and a capacitor supported by the microchip is located between the first and second UBM contacts.Type: GrantFiled: March 14, 2008Date of Patent: April 5, 2011Assignee: Texas Instruments IncorporatedInventors: Rajen M. Murugan, Robert F. McCarthy, Baher S. Haroun, Peter R. Harper
-
Patent number: 7915135Abstract: The present invention discloses a method of making a multi-layer structure for metal-insulator-metal capacitors, in which, a bottom electrode plate layer is formed on a substrate, wherein a Ti/TiN layer serving as a top anti-reflection coating (top ARC) of the bottom electrode plate layer including a titanium layer and a titanium nitride layer formed on the titanium layer is formed using a first and a second physical vapor deposition (PVD) processes at a temperature ranging from 25 to 400° C., and then a first capacitor dielectric layer, a middle electrode plate layer, a second capacitor dielectric layer, and a top electrode plate layer are formed on the bottom electrode plate layer in an order from bottom to top.Type: GrantFiled: April 30, 2009Date of Patent: March 29, 2011Assignee: United Microelectronics Corp.Inventors: Chun-Kai Wang, Chun-Chih Huang, Chun-Ming Wu
-
Patent number: 7915134Abstract: A MIM capacitor is formed on a semiconductor substrate having a top surface and including regions formed in the surface selected from a Shallow Trench Isolation (STI) region and a doped well having exterior surfaces coplanar with the semiconductor substrate. A capacitor lower plate is either a lower electrode formed on the STI region in the semiconductor substrate or a lower electrode formed by a doped well formed in the top surface of the semiconductor substrate that may have a silicide surface. A capacitor HiK dielectric layer is formed on or above the lower plate. A capacitor second plate is formed on the HiK dielectric layer above the capacitor lower plate. A dual capacitor structure with a top plate may be formed above the second plate with vias connected to the lower plate protected from the second plate by side wall spacers.Type: GrantFiled: January 8, 2008Date of Patent: March 29, 2011Assignee: International Business Machines CorporationInventors: Anil Kumar Chinthakindi, Douglas Duane Coolbaugh, Keith Edward Downes, Ebenezer E. Eshun, Zhong-Xiang He, Robert Mark Rassel, Anthony Kendall Stamper, Kunal Vaed
-
Patent number: 7915132Abstract: The invention relates to a method for producing a capacitor arrangement, and to a corresponding capacitor arrangement, wherein the first insulating layer is formed at the surface of a carrier substrate and a first capacitor electrode with a multiplicity of interspaced first interconnects is produced in said insulating layer. Using a mask layer, partial regions of the first insulating layer are removed for the purpose of uncovering the multiplicity of first interconnects, and after the formation of a capacitor dielectric at the surface of the uncovered first interconnects, a second capacitor electrode is formed with a multiplicity of interspaced second interconnects lying between the first interconnects coated with capacitor dielectric. This additionally simplified production method enables self-aligning and cost-effective production of capacitors having a high capacitance per unit area and mechanical stability.Type: GrantFiled: September 18, 2009Date of Patent: March 29, 2011Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Helmut Tews
-
Publication number: 20110070704Abstract: It is disclosed a semiconductor device including a silicon substrate, provided with a plurality of cell active regions in a call region, an element isolation groove, formed in a portion, between any two of the plurality of cell active region, of the silicon substrate, a capacitor dielectric film, formed in the element isolation groove, a capacitor upper electrode, formed on the capacitor dielectric film, and configuring a capacitor together with the silicon substrate and the capacitor dielectric film. The semiconductor device is characterized in that a dummy active region is provided next to the cell region in the silicon substrate.Type: ApplicationFiled: November 22, 2010Publication date: March 24, 2011Applicant: FUJITSU LIMITEDInventor: Tetsuya ITO
-
Publication number: 20110070717Abstract: Methods of forming and the resulting capacitors formed by these methods are shown. Monolayers that contain praseodymium are deposited onto a substrate and subsequently processed to form praseodymium oxide dielectrics. Monolayers that contain titanium or other metals are deposited onto a substrate and subsequently processed to form metal electrodes. Resulting capacitor structures includes properties such as improved dimensional control. One improved dimensional control includes thickness. Some resulting capacitor structures also include properties such as an amorphous or nanocrystalline microstructure. Selected components of capacitors formed with these methods have better step coverage over substrate topography and more robust film mechanical properties.Type: ApplicationFiled: November 15, 2010Publication date: March 24, 2011Inventors: Kie Y. Ahn, Leonard Forbes, Arup Bhattacharyya
-
Patent number: 7911028Abstract: A semiconductor device including a metallic compound Hfx1Moy1Nz1 as an electrode. The work function of the electrode can be modulated by doping the metallic compound with dopants including nitrogen, silicon or germanium. The metallic compound of the present invention is applicable to PMOS, NMOS, CMOS transistors and capacitors.Type: GrantFiled: July 31, 2008Date of Patent: March 22, 2011Assignee: Nanya Technology Corp.Inventors: Shian-Jyh Lin, Chih-Wei Huang, Chao-Sung Lai, Hsing-Kan Peng
-
Publication number: 20110062551Abstract: An integrated circuit device having a capacitor structure and methods of manufacture are disclosed. The device has a substrate, e.g., silicon wafer, silicon on insulator, epitaxial wafer. The device has a dielectric layer overlying the substrate and a polysilicon layer overlying the dielectric layer. The device has a tungsten silicide layer overlying the polysilicon layer and a first oxide layer overlying the tungsten silicide layer. A nitride layer overlies the oxide layer. A second oxide layer is overlying the nitride layer to form a sandwiched oxide on nitride on oxide structure to form a capacitor dielectric. The device also has an upper capacitor plate formed overlying the second oxide layer.Type: ApplicationFiled: July 28, 2010Publication date: March 17, 2011Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Chia-Ming Hsu, Wong Cheng Shih
-
Patent number: 7906832Abstract: The semiconductor device according to the present invention includes a plurality of capacitance elements. Each capacitance element has a structure obtained by holding a capacitance film made of an insulating material between first and second electrodes made of a metallic material. The first and second electrodes are so arranged as to partially overlap each other while relatively positionally deviating from each other in a direction orthogonal to the opposed direction thereof. The plurality of capacitance elements are stacked in the opposed direction.Type: GrantFiled: October 24, 2008Date of Patent: March 15, 2011Assignee: Rohm Co., Ltd.Inventor: Satoshi Kageyama
-
Patent number: 7902033Abstract: An embodiment generally relates a method of forming capacitors. The method includes forming a plurality of holes within a protective overcoat or backend dielectric layer of an integrated circuit and depositing multiple layers of metal, each layer of metal electrically tied to an associated electrode. The method also includes alternately depositing multiple layers of dielectric between the multiple layers of metal and coupling a bottom layer of the multiple layers of metal to a contact node in a top metal layer of the integrated circuit.Type: GrantFiled: February 12, 2008Date of Patent: March 8, 2011Assignee: Texas Instruments IncorporatedInventors: Byron Lovell Williams, Maxwell Walthour Lippitt, III, Betty Mercer, Scott Montgomery, Binghua Hu
-
Publication number: 20110049581Abstract: A method for forming a structure on a surface of a semiconductor. The method includes: forming the material as a lower layer of the structure using a first deposition process to provide the lower layer with a first etch rate to a predetermined etchant; forming the upper layer of the structure with the material on the lower using a second deposition process to provide the upper layer with a second etch rate to the predetermined etchant higher than the first etch rate; and applying the predetermined etchant to upper layer to selectively remove the upper while leaving the lower layer.Type: ApplicationFiled: September 3, 2009Publication date: March 3, 2011Applicant: Raytheon CompanyInventors: Eduardo M. Chumbes, William E. Hoke, Kelly P. Ip, Dale M. Shaw, Steven K. Brierley
-
Publication number: 20110053336Abstract: A method for forming a capacitor and a transistor device on different surface portions of a semiconductor structure includes forming a passivation dielectric layer for the device; forming a bottom electrode for the capacitor; forming a removable layer extending over the bottom electrode and over the passivation dielectric layer with a window therein, such window exposing said bottom electrode; depositing a capacitor dielectric layer of the same or different material as the passivation dielectric layer over the removable layer with first portions passing through the window onto the exposed bottom electrode and second portions being over the removable layer, the thickness of the deposited layer being different from the thickness of the passivation layer; removing the removable layer with the second portions thereon while leaving said first portions on the bottom electrode; and forming a top electrode for the capacitor on the second portions remaining on the bottom electrode.Type: ApplicationFiled: September 3, 2009Publication date: March 3, 2011Applicant: Raytheon CompanyInventors: Kiuchul Hwang, David W. Bennett, Huy Q. Nguyen
-
Patent number: 7897475Abstract: A method of forming a semiconductor device, includes forming a lower electrode including a metal and a nitrogen on a semiconductor substrate, irradiating a reducing gas to a surface of the lower electrode, and irradiating a gas containing silicon to the surface of the lower electrode to form a projection containing silicide by reacting the metal with the silicon in an island shape on the surface of the lower electrode. Then, a capacitor film is formed on the lower electrode and the projection, and an upper electrode is formed on the capacitor film.Type: GrantFiled: March 6, 2008Date of Patent: March 1, 2011Assignee: Renesas Electronics CorporationInventors: Daisuke Oshida, Toshiyuki Takewaki, Takuji Onuma, Koichi Ohto
-
Patent number: 7892875Abstract: A method is for manufacturing a microelectromechanical system resonator having a semiconductor device and a microelectromechanical system structure unit formed on a substrate. The method includes: forming a lower electrode of an oxide-nitride-oxide capacitor unit included in the semiconductor device using a first silicon layer; forming, using a second silicon layer, a substructure of the microelectromechanical system structure unit and an upper electrode of the oxide-nitride-oxide capacitor unit included in the semiconductor device; and forming, using a third silicon layer, a superstructure of the microelectromechanical system structure unit and a gate electrode of a complementary metal oxide semiconductor circuit unit included in the semiconductor device.Type: GrantFiled: January 8, 2010Date of Patent: February 22, 2011Assignee: Seiko Epson CorporationInventors: Shogo Inaba, Akira Sato, Toru Watanabe, Takeshi Mori
-
Publication number: 20110037143Abstract: An aluminum lateral interconnect of a Back End of the Line (BEOL) is used to define the x and y dimensions of a through-silicon via in a semiconductor chip formed in a silicon substrate. The TSV includes one or more aluminum annulus formed on a surface of the substrate, and a deep trench in the substrate having a diameter that is determined by the diameter of the aluminum annulus. The annulus can also be provided with a conductive strap upon which a capacitor can be formed. The strap can also be used to provide a connection of the TV to other BEOL interconnects.Type: ApplicationFiled: August 11, 2009Publication date: February 17, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kevin S. Petrarca, Matthew Angyal, Lawrence A. Clevenger, Carl Radens, Brian C. Sapp
-
Patent number: 7888231Abstract: A capacitor and a method of fabricating the capacitor are provided herein. The capacitor can be formed by forming two or more dielectric layers and a lower electrode, wherein at least one of the two or more dielectric layers is formed before the lower electrode is formed.Type: GrantFiled: April 26, 2010Date of Patent: February 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-hyun Lee, Sung-ho Park, Sang-jun Choi
-
Publication number: 20110031586Abstract: Methods and devices related to a plurality of high breakdown voltage embedded capacitors are presented. A semiconductor device may include gate material embedded in an insulator, a plurality of metal contacts, and a plurality of capacitors. The plurality of capacitors may include a lower electrode, a dielectric formed so as to cover a surface of the lower electrode, and an upper electrode formed on the dielectric. Further, the plurality of contacts may connect each of the lower electrodes of the plurality of capacitors to the gate material. The plurality of capacitors may be connected in series via the gate material.Type: ApplicationFiled: August 6, 2009Publication date: February 10, 2011Applicant: QUALCOMM INCORPORATEDInventors: Wootag Kang, Jonghae Kim
-
Patent number: 7883906Abstract: The use of a conductive bidimensional perovskite as an interface between a silicon, metal, or amorphous oxide substrate and an insulating perovskite deposited by epitaxy, as well as an integrated circuit and its manufacturing process comprising a layer of an insulating perovskite deposited by epitaxy to form the dielectric of capacitive elements having at least an electrode formed of a conductive bidimensional perovskite forming an interface between said dielectric and an underlying silicon, metal, or amorphous oxide substrate.Type: GrantFiled: March 3, 2010Date of Patent: February 8, 2011Assignees: STMicroelectronics S.A., Universite Francois RabelaisInventors: Ludovic Goux, Monique Gervais
-
Publication number: 20110024874Abstract: A semiconductor device having a three-dimensional capacitor and a method for manufacturing the same is presented. The semiconductor device may have lower electrodes, a buffer layer, a dielectric layer, and an upper electrode. The lower electrodes are formed over a semiconductor substrate. The buffer layer is formed on sidewalls of the lower electrodes. The dielectric layer and an upper electrode are formed over semiconductor substrate including over the lower electrodes and the buffer layer. Accordingly, sufficient space between the lower electrodes can be secured. Furthermore, the lower electrodes can be each formed of a ruthenium layer and a titanium nitride layer and configured to have a pillar form. The dielectric layer may be composed of titanium dioxide.Type: ApplicationFiled: December 28, 2009Publication date: February 3, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Cheol Hwan PARK, Ho Jin CHO, Dong Kyun LEE
-
Patent number: 7879681Abstract: Methods of forming a three-dimensional capacitor network may include forming a first horizontal MIM capacitor on a semiconductor substrate and forming a first interlayer insulating layer on the first horizontal MIM capacitor. A first vertical capacitor electrode is then formed in the first interlayer insulating layer and a second horizontal MIM capacitor is formed on the first interlayer insulating layer. This second horizontal MIM capacitor may be formed by forming an upper capacitor electrode and a lower capacitor electrode. The upper capacitor electrode may be electrically connected by the first vertical capacitor electrode to an upper capacitor electrode of the underlying first MIM capacitor. The lower capacitor electrode, which may be formed in the first interlayer insulating layer, may extend opposite the upper electrodes of the first and second MIM capacitors.Type: GrantFiled: October 6, 2008Date of Patent: February 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yoon-Hae Kim, Sun-Oo Kim
-
Patent number: 7879679Abstract: A method for manufacturing an electronic component on a semiconductor substrate, including forming at least one opening in the substrate; forming in the bottom and on the walls of the opening and on the substrate an alternated succession of layers of a first material and of a second material, the second material being selectively etchable with respect to the first material and the substrate; trimming the layer portions of the first material and of the second material which are not located in the opening; selectively etching a portion of the first material to obtain trenches; and filling the trenches with at least one third material.Type: GrantFiled: March 31, 2008Date of Patent: February 1, 2011Assignee: STMicroelectronics Crolles 2 SASInventors: Oliver Kermarrec, Daniel Bensahel, Yves Campidelli
-
Patent number: 7871892Abstract: A method for fabricating a buried capacitor structure includes: laminating a first dielectric layer having a capacitor embedded therein with a second dielectric layer to bury the capacitor therebetween; forming a first circuit pattern on a first metal layer of the first dielectric layer and a second circuit pattern on a second metal layer of the second dielectric layer; depositing a first insulating layer and a second insulating layer on the first metal layer and the second metal layer, respectively; electrically connecting a positive electrode end and a negative electrode end of the capacitor to the second metal layer by a positive through-hole and a negative through-hole, thereby manufacturing the buried capacitor structure.Type: GrantFiled: June 7, 2009Date of Patent: January 18, 2011Assignee: Kinsus Interconnect Technology Corp.Inventors: Chien-Wei Chang, Ting-Hao Lin, Ya-Hsiang Chen, Yu-Te Lu
-
Patent number: 7863665Abstract: A method and structure for reducing cracks in a dielectric in contact with a metal structure. The metal structure comprises a first metal layer; a second metal layer disposed on, and in contact with the first metal layer, the second metal layer being stiffer than the first metal layer; a third metal layer disposed on, and in contact with the second metal layer, the second metal layer being stiffer than the third metal layer. An additional metal is included wherein the dielectric layer is disposed between the metal structure and the additional metal.Type: GrantFiled: March 29, 2007Date of Patent: January 4, 2011Assignee: Raytheon CompanyInventors: Barry J. Liles, Colin S. Whelan
-
Patent number: 7858441Abstract: A semiconductor device is made by providing a temporary carrier for supporting the semiconductor device. An integrated passive device (IPD) structure is formed over the temporary carrier. The IPD structure includes an inductor, resistor, and capacitor. Conductive posts are mounted to the IPD structure, and first semiconductor die is mounted to the IPD structure. A wafer molding compound is deposited over the conductive posts and the first semiconductor die. A core structure is mounted to the conductive posts over the first semiconductor die. The core structure includes a semiconductor material. Conductive through silicon vias (TSVs) are formed in the core structure. A redistribution layer (RDL) is formed over the core structure. A second semiconductor die is mounted over the semiconductor device. The second semiconductor die is electrically connected to the core structure.Type: GrantFiled: December 8, 2008Date of Patent: December 28, 2010Assignee: Stats ChipPAC, Ltd.Inventors: Yaojian Lin, Jianmin Fang, Kang Chen, Haijing Cao
-
Publication number: 20100320448Abstract: An electronic component, notably one including, for example, a TFT, a storage capacitor, or a crossing between electrically conductive layers of a stack device is disclosed. The electronic component comprises a substrate whereon a first electrically conductive layer forming electrode is provided. A second electrode formed by a second electrically conductive layer is separated from the first electrode by at least a dielectric layer, comprising an interlayer of an electrically insulating material, preferably having high resistance against view (a) electrical breakdown and a further layer of a photo-patternable electrically insulating material.Type: ApplicationFiled: July 16, 2008Publication date: December 23, 2010Applicant: Polymer Vision LimitedInventors: Christoph Wilhelm Sele, Monica Johanna Beenhakkers, Gerwin Hermanus Gelinck, Nicolaas Aldegonda Jan Maria van Aerle, Hjalmar Edzer Ayco Huitema
-
Patent number: 7851302Abstract: Capacitors are formed in metallization layers of semiconductor device in regions where functional conductive features are not formed, more efficiently using real estate of integrated circuits. The capacitors may be stacked and connected in parallel to provide increased capacitance, or arranged in arrays. The plates of the capacitors are substantially the same dimensions as conductive features, such as conductive lines or vias, or are substantially the same dimensions as fill structures of the semiconductor device.Type: GrantFiled: February 4, 2005Date of Patent: December 14, 2010Assignee: Infineon Technologies AGInventor: Matthias Hierlemann
-
Patent number: 7851257Abstract: An integrated circuit stacking system is provided including fabricating an integrated passive device including: providing a semiconductor substrate, forming an integrated inductor, a resistor block, or an integrated capacitor integrated on the semiconductor substrate, and forming contact pads, on the semiconductor substrate, coupled to the integrated inductor, the resistor block, or the integrated capacitor; positioning an integrated circuit die for maintaining an inductor spacing; mounting the integrated circuit die on the integrated passive device; and encapsulating the integrated circuit die and the integrated passive device.Type: GrantFiled: October 4, 2006Date of Patent: December 14, 2010Assignee: Stats Chippac Ltd.Inventors: Pandi Chelvam Marimuthu, Robert Charles Frye, Yaojian Lin
-
Publication number: 20100301406Abstract: Dielectric layers containing a zirconium-doped tantalum oxide layer, where the zirconium-doped tantalum oxide layer is formed of one or more monolayers of tantalum oxide doped with zirconium, provide an insulating layer in a variety of structures for use in a wide range of electronic devices.Type: ApplicationFiled: August 12, 2010Publication date: December 2, 2010Inventors: Kie Y. Ahn, Leonard Forbes
-
Publication number: 20100301450Abstract: A semiconductor device is made by forming a smooth conductive layer over a substrate. A first insulating layer is formed over a first surface of the smooth conductive layer. A first conductive layer is formed over the first insulating layer. A second insulating layer is formed over the first insulating layer and first conductive layer. The substrate is removed. A second conductive layer is formed over a second surface of the smooth conductive layer opposite the first surface of the smooth conductive layer. A third insulating layer is formed over the second conductive layer. The second conductive layer, smooth conductive layer, first insulating layer, and first conductive layer constitute a MIM capacitor. A portion of the second conductive layer includes an inductor. The smooth conductive layer has a smooth surface to reduce particles and hill-locks which decreases ESR, increases Q factor, and increases ESD of the MIM capacitor.Type: ApplicationFiled: May 26, 2009Publication date: December 2, 2010Applicant: STATS CHIPPAC, LTD.Inventor: Yaojian Lin
-
Publication number: 20100297825Abstract: Passive components are formed in the back end by using the same deposition process and materials as in the rest of the back end. Resistors are formed by connecting in series individual structures on the nth, (n+1)th, etc levels of the back end. Capacitors are formed by constructing a set of vertical capacitor plates from a plurality of levels in the back end, the plates being formed by connecting electrodes on two or more levels of the back end by vertical connection members.Type: ApplicationFiled: August 3, 2010Publication date: November 25, 2010Applicant: International Business Machines CorporationInventors: Anil K. Chinthakindi, Douglas D. Coolbaugh, Ebenezer E. Eshun, Zhong-Xiang He, Jeffrey B. Johnson, Jonghae Kim, Jean-Olivier Plouchart, Anthony K. Stamper
-
Publication number: 20100295153Abstract: A method of manufacture of an integrated circuit system includes: providing a substrate including front-end-of-line circuitry; forming a first group of metal layers including a first finger and a second finger over the substrate utilizing a first design rule, the first group of metal layers being formed without a finger via; forming a second group of metal layers including a first finger, a second finger, and a finger via over the first group of metal layers utilizing a second design rule that is larger than the first design rule; and interconnecting the first group of metal layers with the second group of metal layers to form a capacitor.Type: ApplicationFiled: May 22, 2009Publication date: November 25, 2010Applicant: Chartered Semiconductor Manufacturing Ltd.Inventors: Shao-fu Sanford Chu, Shaoqing Zhang, Johnny Kok Wai Chew, Chit Hwei Ng
-
Patent number: 7838382Abstract: A method of manufacturing a semiconductor device includes forming a lower electrode on a semiconductor substrate, applying a photoresist on the lower electrode, forming an opening in the photoresist spaced from the periphery of the lower electrode, forming a high-dielectric constant film of a high-k material having a dielectric constant of 10 or more, performing liftoff so that the high-dielectric-constant film remains on the lower electrode, and forming an upper electrode on the high-dielectric-constant film remaining after the liftoff.Type: GrantFiled: April 1, 2009Date of Patent: November 23, 2010Assignee: Mitsubishi Electric CorporationInventor: Masahiro Totsuka
-
Patent number: 7833914Abstract: Methods of forming and the resulting capacitors formed by these methods are shown. Monolayers that contain praseodymium are deposited onto a substrate and subsequently processed to form praseodymium oxide dielectrics. Monolayers that contain titanium or other metals are deposited onto a substrate and subsequently processed to form metal electrodes. Resulting capacitor structures includes properties such as improved dimensional control. One improved dimensional control includes thickness. Some resulting capacitor structures also include properties such as an amorphous or nanocrystalline microstructure. Selected components of capacitors formed with these methods have better step coverage over substrate topography and more robust film mechanical properties.Type: GrantFiled: April 27, 2007Date of Patent: November 16, 2010Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes, Arup Bhattacharyya
-
Publication number: 20100283042Abstract: An electronic or electro-optic device has a first electrode, a second electrode spaced apart from the first electrode, and a dielectric layer disposed between the first and second electrodes. The dielectric layer has electrically insulating planar layers with intercalated ions therebetween such that the electrically insulating planar layers provide a barrier to impede movement of the intercalated ions to the first and second electrodes under an applied voltage while permitting a polarization of the dielectric layer while in operation.Type: ApplicationFiled: January 7, 2009Publication date: November 11, 2010Applicant: Johns Hopkins UniversityInventors: Howard Edan Katz, Bhola Nath Pal, Kevin Cua See
-
Patent number: 7829476Abstract: A method of manufacturing a semiconductor device has forming a capacitor having electrodes and a ferroelectric film provided therebetween above a substrate, forming a pad electrode electrically connected to one of the electrodes of the capacitor above the substrate, forming a protective film covering the pad electrode over the substrate, forming an opening in the protective film exposing at least a part of the pad electrode, bringing a measurement terminal into contact with the exposed surface of the pad electrode, etching the surface of the pad electrode after the measurement terminal is brought into contact therewith, and forming a hydrogen absorbing film on the protective film and the pad electrode exposed through the opening.Type: GrantFiled: March 12, 2009Date of Patent: November 9, 2010Assignee: Fujitsu Semiconductor LimitedInventors: Kouichi Nagai, Kaoru Saigoh
-
Patent number: 7818855Abstract: Methods of making thin film capacitors formed on foil by forming onto a thin film dielectric in a single deposition event an integrally complete top electrode having a minimum thickness of at least 1 micron.Type: GrantFiled: October 8, 2007Date of Patent: October 26, 2010Assignee: E. I. du Pont de Nemours and CompanyInventors: William Borland, Cengiz Ahmet Palanduz, Olga L. Renovales
-
Patent number: 7820488Abstract: A microelectronic device is made of a semiconductor substrate, a heat generating component in a layer thereof, and a body within the remaining semiconductor substrate. The body is made of materials which have a high thermal inertia and/or thermal conductivity. When high thermal conductivity materials are used, the body acts to transfer the heat away from the substrate to a heat sink.Type: GrantFiled: October 31, 2007Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventors: Sri M. Sri-Jayantha, Gareth Hougham, Sung Kang, Lawrence Mok, Hien Dang, Arun Sharma
-
Publication number: 20100264512Abstract: A semiconductor device is made by providing an integrated passive device (IPD). Through-silicon vias (TSVs) are formed in the IPD. A capacitor is formed over a surface of the IPD by depositing a first metal layer over the IPD, depositing a resistive layer over the first metal layer, depositing a dielectric layer over the first metal layer, and depositing a second metal layer over the resistive and dielectric layers. The first metal layer and the resistive layer are electrically connected to form a resistor and the first metal layer forms a first inductor. A wafer supporter is mounted over the IPD using an adhesive material and a third metal layer is deposited over the IPD. The third metal layer forms a second inductor that is electrically connected to the capacitor and the resistor by the TSVs of the IPD. An interconnect structure is connected to the IPD.Type: ApplicationFiled: June 29, 2010Publication date: October 21, 2010Applicant: STATS CHIPPAC, LTD.Inventors: Yaojian Lin, Jianmin Fang, Kang Chen, Haijing Cao
-
Patent number: 7816716Abstract: Source/drain diffusion layers and a channel region are formed in a polysilicon thin film formed on a substrate made of glass or the like, and furthermore, a gate electrode 6 is formed via a gate insulating film. A silicon hydronitride film is formed on the interlayer dielectric film, whereby the hydrogen concentration in an active element region including a switching thin film transistor can be maintained at a high level, and Si—H bonds in the silicon thin film become stable. In addition, by providing a ferroelectric film on the silicon hydronitride film via a lower electrode formed of a conductive oxide film, whereby the oxygen concentration of the ferroelectric capacitive element layer can be maintained at a high level, and generation of oxygen deficiency in the ferroelectric film is prevented.Type: GrantFiled: June 23, 2005Date of Patent: October 19, 2010Assignee: NEC CorporationInventor: Hiroshi Tanabe
-
Patent number: 7811885Abstract: A phase change device may be formed by forming a phase change material and an electrode in a pore in an insulator. The phase change material fills less of the pore than the electrode.Type: GrantFiled: March 19, 2007Date of Patent: October 12, 2010Assignee: Ovonyx, Inc.Inventor: Ilya V. Karpov
-
Patent number: 7811834Abstract: A method of forming a ferroelectric layer is provided. A metal-organic source gas is provided into a chamber into which an oxidation gas is provided for a first time period to form ferroelectric grains on a substrate. A ferroelectric layer is formed by performing at least twice a step of providing a metal-organic source gas into the chamber during the first time period using a pulse method to grow the ferroelectric grains.Type: GrantFiled: July 31, 2008Date of Patent: October 12, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Hyun Im, Ik-Soo Kim, Choong-Man Lee, Jang-Eun Heo, Sung-Ju Lee
-
Publication number: 20100254050Abstract: A semiconductor device is provided. In an embodiment, the semiconductor device includes an inverter. The inverter is coupled to an NMOS device. The NMOS device may be protection device which protects the inverter from charging effects and/or plasma induced damage. The NMOS device may be coupled to a power source (e.g., Vss). The NMOS device may be further coupled to a capacitor. The charge of the capacitor may discharge a current through the NMOS device to the power source.Type: ApplicationFiled: April 7, 2009Publication date: October 7, 2010Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chin-Hsin Tang, Jian-Hsing Lee
-
Patent number: 7803688Abstract: A capacitive substrate and method of making same in which first and second glass layers are used. A first conductor is formed on a first of the glass layers and a capacitive dielectric material is positioned over the conductor. The second conductor is then positioned on the capacitive dielectric and the second glass layer positioned over the second conductor. Conductive thru-holes are formed to couple to the first and second conductors, respectively, such that the conductors and capacitive dielectric material form a capacitor when the capacitive substrate is in operation.Type: GrantFiled: March 2, 2009Date of Patent: September 28, 2010Assignee: Endicott Interconnect Technologies, Inc.Inventors: Rabindra N. Das, Frank D. Egitto, John M. Lauffer, How T. Lin, Voya R. Markovich
-
Patent number: 7790558Abstract: Method of enhancing stress in a semiconductor device having a gate stack disposed on a substrate. The method utilizes depositing a nitride film along a surface of the substrate and the gate stack. The nitride film is thicker over a surface of the substrate and thinner over a portion of the gate stack.Type: GrantFiled: August 18, 2006Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Haining S. Yang, Huilong Zhu
-
Patent number: 7785977Abstract: A thin film capacitor including a substrate, a capacitor portion having an upper conductor, a lower conductor, and a dielectric thin film, and a resin protective layer for protecting the capacitor portion. A barrier layer is interposed between the capacitor portion and the resin protective layer. The barrier layer includes a crystalline dielectric barrier layer formed in contact with the capacitor portion and having the same composition system as the dielectric thin film, and an amorphous inorganic barrier layer formed on the surface of the crystalline dielectric barrier layer and composed of silicon nitride having non-conductivity. The inorganic barrier layer prevents deterioration in the properties of the dielectric thin film by blocking diffusion of the constituent elements of the inorganic barrier layer toward the capacitor portion.Type: GrantFiled: January 20, 2010Date of Patent: August 31, 2010Assignee: Murata Manufacturing Co., Ltd.Inventors: Masanobu Nomura, Yutaka Takeshima, Atsushi Sakurai