With Electrolytic Treatment Step Patents (Class 438/408)
-
Patent number: 11615984Abstract: Embodiments herein provide for oxygen based treatment of low-k dielectric layers deposited using a flowable chemical vapor deposition (FCVD) process. Oxygen based treatment of the FCVD deposited low-k dielectric layers desirably increases the Ebd to capacitance and reliability of the devices while removing voids.Type: GrantFiled: April 14, 2020Date of Patent: March 28, 2023Assignee: APPLIED MATERIALS, INC.Inventors: Shi You, He Ren, Naomi Yoshida, Nikolaos Bekiaris, Mehul Naik, Martin Jay Seamons, Jingmei Liang, Mei-Yee Shek
-
Patent number: 10295591Abstract: Circuits and methods for testing wafers are disclosed herein. An embodiment of a method includes electrically contacting a first probe and a second probe to a wafer. A gas is blown in the areas proximate the first probe and the second probe. An electric potential is then applied between the first probe and the second probe while the gas is being blown.Type: GrantFiled: January 2, 2013Date of Patent: May 21, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Takeki Andoh, Hiroshi Kubota
-
Patent number: 9698316Abstract: A method for producing a laterally structured phosphor layer and an optoelectronic component comprising such a phosphor layer are disclosed. In an embodiment the method includes providing a carrier having a first electrically conductive layer at a carrier top side, applying an insulation layer to the first electrically conductive layer and a second electrically conductive layer to the insulation layer, etching the second electrically conductive layer and the insulation layer, wherein the first electrically conductive layer is maintained as a continuous layer. The method further includes applying a voltage to the first electrically conductive layer and electrophoretically coating the first electrically conductive layer with a first material, and applying a voltage to the second electrically conductive layer and electrophoretically coating the second electrically conductive layer with a second material.Type: GrantFiled: January 20, 2015Date of Patent: July 4, 2017Assignee: OSRAM Opto Semiconductors GmbHInventors: Britta Göötz, Ion Stoll, Alexander F. Pfeuffer, Dominik Scholz, Isabel Otto
-
Patent number: 9157935Abstract: An apparatus for endpoint detection during removal of material from an electronic component includes a mounting plate operable to provide physical and electrical attachment for a device-under-test (DUT), a spindle operable to hold a tip for removing material from the DUT, a signal generator operable to provide an input signal to a first electrode, and a microprocessor connected to use an output signal from a second electrode to terminate the removal of material when an endpoint is reached, the first electrode being one of the tip and the DUT and the second electrode being the opposite one of the tip and the DUT.Type: GrantFiled: April 12, 2013Date of Patent: October 13, 2015Inventor: James Barry Colvin
-
Patent number: 9034722Abstract: A method for manufacturing a compound semiconductor device so as to separate a first substrate from a compound semiconductor laminated structure which includes forming a first compound semiconductor layer over a first substrate containing AlxGa1-xN (0?x<1) and having a first band gap; forming a second compound semiconductor layer over the first compound semiconductor layer containing AlyInzGa1-y-zN (0<y<1, 0<y+z?1) and having a second band gap larger than the first band gap; forming a compound semiconductor laminated structure over the second compound semiconductor layer; and removing the first compound semiconductor layer while irradiating the first compound semiconductor layer with light having an energy between the first band gap and the second band gap, and thereby separating the first substrate from the compound semiconductor laminated structure.Type: GrantFiled: July 28, 2010Date of Patent: May 19, 2015Assignee: FUJITSU LIMITEDInventors: Yuichi Minoura, Toshihide Kikkawa
-
Patent number: 8823143Abstract: Methods for electrodepositing germanium on various semiconductor substrates such as Si, Ge, SiGe, and GaAs are provided. The electrodeposited germanium can be formed as a blanket or patterned film, and may be crystallized by solid phase epitaxy to the orientation of the underlying semiconductor substrate by subsequent annealing. These plated germanium layers may be used as the channel regions of high-mobility channel field effect transistors (FETs) in complementary metal oxide semiconductor (CMOS) circuits.Type: GrantFiled: August 14, 2009Date of Patent: September 2, 2014Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Hariklia Deligianni, Qiang Huang, Lubomyr T. Romankiw, Devendra K. Sadana, Katherine L. Saenger
-
Patent number: 8778784Abstract: Stress regulated semiconductor devices and associated methods are provided. In one aspect, for example, a stress regulated semiconductor device can include a semiconductor layer, a stress regulating interface layer including a carbon layer formed on the semiconductor layer, and a heat spreader coupled to the carbon layer opposite the semiconductor layer. The stress regulating interface layer is operable to reduce the coefficient of thermal expansion difference between the semiconductor layer and the heat spreader to less than or equal to about 10 ppm/° C.Type: GrantFiled: October 29, 2011Date of Patent: July 15, 2014Assignee: RiteDia CorporationInventors: Chien-Min Sung, Ming Chi Kan, Shao Chung Hu
-
Patent number: 8633096Abstract: A method of forming a transistor device includes implanting a diffusion inhibiting species in a semiconductor-on-insulator substrate comprising a bulk substrate, a buried insulator layer, and a semiconductor-on-insulator layer, the semiconductor-on-insulator substrate having one or more gate structures formed thereon such that the diffusion inhibiting species is disposed in portions of the semiconductor-on-insulator layer corresponding to a channel region, and disposed in portions of the buried insulator layer corresponding to source and drain regions. A transistor dopant species is introduced in the source and drain regions. An anneal is performed so as to diffuse the transistor dopant species in a substantially vertical direction while substantially preventing lateral diffusion of the transistor dopant species into the channel region.Type: GrantFiled: November 11, 2010Date of Patent: January 21, 2014Assignee: International Business Machines CorporationInventors: Brian J. Greene, Jeffrey B. Johnson, Qingqing Liang, Edward P. Maciejewski
-
Patent number: 8592283Abstract: A semiconductor device manufacturing method for manufacturing a semiconductor device having a transistor mounted in a wiring of a plural-layer structure includes in manufacturing the semiconductor device that is formed on a semiconductor element and includes a barrier insulating film, a porous interlayer insulating film, a wiring, a via plug formed by embedding a metal wiring material in a wiring trench, and a via hole formed in the porous interlayer insulating film, irradiating an electron beam or an ultraviolet ray onto at least a portion of the porous interlayer insulating film before forming an opening in the barrier insulating film.Type: GrantFiled: August 30, 2011Date of Patent: November 26, 2013Assignee: Renesas Electronics CorporationInventors: Fuminori Ito, Yoshihiro Hayashi, Tsuneo Takeuchi
-
Patent number: 8338261Abstract: A semiconductor device includes a gate insulator and a gate electrode stacked on a substrate, a source/drain pattern which fills a recess region formed at opposite sides adjacent to the gate electrode, the source/drain pattern being made of silicon-germanium doped with dopants and a metal germanosilicide layer disposed on the source/drain pattern. The metal germanosilicide layer is electrically connected to the source/drain pattern. Moreover, a proportion of germanium amount to the sum of the germanium amount and silicon amount in the metal germanosilicide layer is lower than that of germanium amount to the sum of the germanium amount and silicon amount in the source/drain pattern.Type: GrantFiled: August 6, 2010Date of Patent: December 25, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Myung-Sun Kim, Hwa-Sung Rhee, Tetsuji Ueno, Ho Lee, Ji-Hye Yi
-
Patent number: 8236657Abstract: A semiconductor structure includes a symmetric metal-oxide-semiconductor (MOS) transistor comprising a first and a second asymmetric MOS transistor. The first asymmetric MOS transistor includes a first gate electrode, and a first source and a first drain adjacent the first gate electrode. The second asymmetric MOS transistor includes a second gate electrode, and a second source and a second drain adjacent the second gate electrode. The first gate electrode is connected to the second gate electrode, wherein only one of the first source and the first drain is connected to only one of the respective second source and the second drain.Type: GrantFiled: May 11, 2011Date of Patent: August 7, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ka-Hing Fung
-
Patent number: 8212246Abstract: Methods and systems for electrochemically depositing doped metal oxide and metal chalcogenide films are disclosed. An example method includes dissolving a metal precursor into a solution, adding a halogen precursor to the solution, and applying a potential between a working electrode and a counter electrode of an electrochemical cell to deposit halogen doped metal oxide or metal chalcogenide onto a substrate. Another example method includes dissolving a zinc precursor into a solution, adding an yttrium precursor to the solution, and applying a potential between a working electrode and a counter electrode of an electrochemical cell to deposit yttrium doped zinc oxide onto a substrate. Other embodiments are described and claimed.Type: GrantFiled: August 13, 2009Date of Patent: July 3, 2012Assignee: Board of Regents, The University of Texas SystemInventors: Meng Tao, Xiaofei Han
-
Patent number: 8178416Abstract: A method of fabricating an electrically conductive mechanical interconnection element (12) comprises: a first stage of electrochemically depositing a structure comprising a plurality of metal wires (2a) of sub-micrometric diameter projecting from the likewise metallic surface of a substrate (2); and a second stage of controlled partial dissolution of said wires to reduce their diameter. A method of making a mechanical and/or electrical interconnection, the method comprising the steps consisting in: fabricating two interconnection elements by a method as described above; and placing said interconnection elements face to face and pressing one against the other so as to cause the nanometric wires projecting from the surfaces of said elements to interpenetrate and tangle together. A three-dimensional electronic device comprising a stack of microelectronic chips mechanically and electrically connected to one another by such interconnection elements.Type: GrantFiled: October 24, 2008Date of Patent: May 15, 2012Assignees: Centre National de la Recherche Scientifique, Universite Paul SabatierInventors: Patrice Simon, Pierre-Louis Taberna, Thierry Lebey, Jean Pascal Cambronne, Vincent Bley, Quoc Hung Luan, Jean Marie Tarascon
-
Patent number: 8008156Abstract: A method for making a nitride read only memory device with buried diffusion spacers is disclosed. An oxide-nitride-oxide (ONO) layer is formed on top of a silicon substrate, and a polysilicon gate is formed over the ONO layer. The polysilicon gate is formed less than a length of the ONO layer. Two buried diffusion spacers are formed beside two sidewalls of the polysilicon gate and over the ONO layer. Two buried diffusion regions are implanted on the silicon substrate next to the two buried diffusion spacers. The two buried diffusion regions are then annealed such that the approximate interfaces of the buried diffusion regions are under the sidewalls of the polysilicon gate. The structure of a nitride read only memory device with buried diffusion spacers is also described.Type: GrantFiled: June 7, 2009Date of Patent: August 30, 2011Assignee: Macronix International Co., Ltd.Inventor: Chien Hung Liu
-
Patent number: 7955934Abstract: A method for making a nitride read only memory device with buried diffusion spacers is disclosed. An oxide-nitride-oxide (ONO) layer is formed on top of a silicon substrate, and a polysilicon gate is formed over the ONO layer. The polysilicon gate is formed less than a length of the ONO layer. Two buried diffusion spacers are formed beside two sidewalls of the polysilicon gate and over the ONO layer. Two buried diffusion regions are implanted on the silicon substrate next to the two buried diffusion spacers. The two buried diffusion regions are then annealed such that the approximate interfaces of the buried diffusion regions are under the sidewalls of the polysilicon gate. The structure of a nitride read only memory device with buried diffusion spacers is also described.Type: GrantFiled: June 7, 2009Date of Patent: June 7, 2011Assignee: Macronix International Co., Ltd.Inventor: Chien Hung Liu
-
Publication number: 20110097870Abstract: A method of forming a high aspect ratio via opening through multiple dielectric layers, a high aspect ratio electrically conductive via, methods of forming three-dimension integrated circuits, and three-dimensional integrated circuits. The methods include forming a stack of at least four dielectric layers and etching the first and third dielectric layers with processes selective to the second and fourth dielectric layers, etching the second and third dielectric layers with processes selective to the first and second dielectric layers. Advantageously the process used to etch the third dielectric layer is not substantially selective to the first dielectric layer.Type: ApplicationFiled: August 13, 2009Publication date: April 28, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Douglas C. La Tulipe, JR., Mark Todhunter Robson
-
Patent number: 7928011Abstract: A method and intermediate product for structuring a substrate is disclosed. At least one seed layer including a first metal compound is positioned at least partially on the substrate. The seed layer is subjected to a solution comprising ions of a second metal compound. The ions are reduced in the solution by reduction means so that the second metal compound is deposited as mask layer on the seed layer.Type: GrantFiled: January 4, 2008Date of Patent: April 19, 2011Assignee: Qimonda AGInventors: Klaus Elian, Michael Sebald
-
Patent number: 7785982Abstract: Methods for electrodepositing germanium on various semiconductor substrates such as Si, Ge, SiGe, and GaAs are provided. The electrodeposited germanium can be formed as a blanket or patterned film, and may be crystallized by solid phase epitaxy to the orientation of the underlying semiconductor substrate by subsequent annealing. These plated germanium layers may be used as the channel regions of high-mobility channel field effect transistors (FETs) in complementary metal oxide semiconductor (CMOS) circuits.Type: GrantFiled: January 5, 2007Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Hariklia Deligianni, Qiang Huang, Lubomyr T. Romankiw, Devendra K. Sadana, Katherine L. Saenger
-
Patent number: 7732297Abstract: A method of forming an insulating layer and a method of manufacturing a semiconductor device using insulating layer are disclosed. A preliminary insulating layer including a material having a relatively low dielectric constant is formed on an object. An upper portion of the preliminary insulating layer is provided with an ozone gas to transform the preliminary insulating layer into an insulating layer having an upper insulating film including an oxide and a lower insulating film including the material having the relatively low dielectric constant. The upper insulating film may further be located on the lower insulating film.Type: GrantFiled: August 8, 2006Date of Patent: June 8, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-Hyun Cho, Mi-Ae Kim
-
Patent number: 7396735Abstract: A semiconductor element heat dissipating member is provided which has excellent heat dissipation characteristics and adhesion characteristics and enables production of a semiconductor device at a low cost. A semiconductor device using the same, and a method of producing the same are also provided. The semiconductor element heat dissipating member has a conductive substrate and an electrically insulating amorphous carbon film containing hydrogen, and the electrically insulating amorphous carbon film is formed at least on a region of the conductive substrate on which region a semiconductor element is to be mounted.Type: GrantFiled: December 9, 2003Date of Patent: July 8, 2008Assignee: Kabushiki Kaisha Toyota Chuo KenkyusyoInventors: Kazuyuki Nakanishi, Tadashi Oshima, Hideo Hasegawa, Hiroyuki Mori, Hideo Tachikawa, Yukio Miyachi, Yasushi Yamada, Hiroyuki Ueda, Masayasu Ishiko
-
Patent number: 7244657Abstract: The present invention provides a zeolite sol which can be formed into a porous film that can be thinned to an intended thickness by a method used in the ordinary semiconductor process, that excels in dielectric properties, adhesion, film consistency and mechanical strength, and that can be easily thinned; a composition for film formation; a porous film and a method for forming the same; and a high-performing and highly reliable semiconductor device which contains this porous film inside. More specifically, the zeolite sol is prepared by hydrolyzing and decomposing a silane compound expressed by a general formula: Si(OR1)4 (wherein R1 represents a straight-chain or branched alkyl group having 1 to 4 carbons, and when there is more than one R1, the R1s can be independent and the same as or different from each other) in a conventional coating solution for forming a porous film in the presence of a structure-directing agent and a basic catalyst; and then by heating the silane compound at a temperature of 75° C.Type: GrantFiled: November 7, 2003Date of Patent: July 17, 2007Assignee: Shin-Etsu Chemical Co. Ltd.Inventors: Tsutomu Ogihara, Fujio Yagihashi, Hideo Nakagawa, Masaru Sasago
-
Patent number: 7223671Abstract: The present invention provides an electrolytic capacitor that operates stably even when used for a long period of time under severe conditions, and forms an intermediate composition portion of metal and oxide within a chemical conversion film to a thickness of 40 nm or more so as to suppress the migration of oxygen atoms within a chemical conversion film of a valve metal. This intermediate composition portion is obtained by subjecting a base metal comprised by containing nitrogen in a valve action metal to anodic oxidation treatment.Type: GrantFiled: December 5, 2001Date of Patent: May 29, 2007Assignee: Cabot Supermetals K.K.Inventors: Isayuki Horio, Tomoo Izumi
-
Patent number: 7179716Abstract: The invention includes methods of electrochemically treating semiconductor substrates. The invention includes a method of electroplating a substance. A substrate having defined first and second regions is provided. The first and second regions can be defined by a single mask, and accordingly can be considered to be self-aligned relative to one another. A first electrically conductive material is formed over the first region, and a second electrically conductive material is formed over the second region. The first and second electrically conductive materials are exposed to an electrolytic solution while providing electrical current to the first and second electrically conductive materials. A desired substance is selectively electroplated onto the first electrically conductive material during the exposing of the first and second electrically conductive materials to the electrolytic solution. The invention also includes methods of forming capacitor constructions.Type: GrantFiled: February 8, 2005Date of Patent: February 20, 2007Assignee: Micron Technology, Inc.Inventors: Dale W. Collins, Richard H. Lane, Rita J. Klein
-
Switching element method of driving switching element rewritable logic integrated circuit and memory
Patent number: 7116573Abstract: A switching element has an ion conductor capable of conducting metal ions for use in an electrochemical reaction therein, a first electrode and a second electrode which are disposed in contact with said ion conductor and spaced a predetermined distance from each other, and a third electrode disposed in contact with the ion conductor. When a voltage for causing the switching element to transit to an on state is applied to the third electrode, metal is precipitated between the first electrode and the second electrode by metal ions, electrically interconnecting the first electrode and the second electrode. When a voltage for causing the switching element to transit to an off state is applied to the third electrode, the precipitated metal is dissolved to electrically disconnect the first electrode and the second electrode from each other.Type: GrantFiled: July 16, 2004Date of Patent: October 3, 2006Assignee: NEC CorporationInventors: Toshitsugu Sakamoto, Hisao Kawaura, Hiroshi Sunamura -
Patent number: 7084043Abstract: A method for producing a silicon-on-insulator layer structure on a silicon surface with any desired geometry can locally produce the silicon-on-insulator structure. The method includes formation of mesopores in the silicon surface region, oxidation of the mesopore surface to form silicon oxide and rib regions from silicon in single-crystal form; and execution of a selective epitaxy process that that silicon grows on the uncovered rib regions, selectively with respect to the silicon oxide regions. Rib regions remain in place between adjacent mesopores, this step being ended as soon as a predetermined minimum silicon wall thickness of the rib regions is reached, the uncovering of the rib regions, which are arranged at the end remote from the semiconductor substrate between adjacent mesopores. The method can be used to fabricate a vertical transistor and a memory cell having a select transistor of this type.Type: GrantFiled: March 5, 2004Date of Patent: August 1, 2006Assignee: Infineon Technologies AGInventors: Albert Birner, Steffen Breuer, Matthias Goldbach, Joern Luetzen, Dirk Schumann
-
Patent number: 7060630Abstract: Disclosed is a method of forming the isolation film in the semiconductor device. The method comprises the steps of sequentially forming a pad oxide film and a pad nitride film on a silicon substrate, forming a photoresist pattern through which an isolation region is opened, on the pad nitride film, etching the pad nitride film and the pad oxide film using the photoresist pattern as an etch mask, thus exposing the silicon substrate of the isolation region, implementing an electrochemical etch process to form porous silicon in the silicon substrate of the exposed isolation region, removing the photoresist pattern, and implementing a thermal oxidization process to oxidize porous silicon, thereby forming an oxide film in the isolation region.Type: GrantFiled: July 28, 2003Date of Patent: June 13, 2006Assignee: Hynix Semiconductor Inc.Inventor: Sung Hoon Lee
-
Patent number: 6838354Abstract: Dummy features (64, 65, 48a, 48b) are formed within an interlevel dielectric layer (36). Passivation layers (32 and 54) are formed by electroless deposition to protect the underlying conductive regions (44, 48a, 48b and 30) from being penetrated from the air gaps (74). In addition, the passivation layers (32 and 54) overhang the underlying conductive regions (44, 48a, 48b and 30), thereby defining dummy features (65a, 65b and 67) adjacent the conductive regions (48a, 44 and 48b). The passivation layers (32 and 54) can be formed without additional patterning steps and help minimize misaligned vias from puncturing air gaps.Type: GrantFiled: December 20, 2002Date of Patent: January 4, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Cindy K. Goldberg, Stanley Michael Filipiak, John C. Flake, Yeong-Jyh T. Lii, Bradley P. Smith, Yuri E. Solomentsev, Terry G. Sparks, Kirk J. Strozewski, Kathleen C. Yu
-
Patent number: 6835633Abstract: A method of fabricating a SOI wafer having a gate-quality, thin buried oxide region is provided. The wafer is fabricating by forming a substantially uniform thermal oxide on a surface of a Si-containing layer of a SOI substrate which includes a buried oxide region positioned between the Si-containing layer and a Si-containing substrate layer. Next, a cleaning process is employed to form a hydrophilic surface on the thermal oxide. A carrier wafer having a hydrophilic surface is provided and positioned near the substrate such that the hydrophilic surfaces adjoin each other. Room temperature bonding is then employed to bond the carrier wafer to the substrate. An annealing step is performed and thereafter, the Si-containing substrate of the silicon-on-insulator substrate and the buried oxide region are selectively removed to expose the Si-containing layer.Type: GrantFiled: July 24, 2002Date of Patent: December 28, 2004Assignee: International Business Machines CorporationInventors: Diane C. Boyd, Hussein I. Hanafi, Erin C. Jones, Dominic J. Schepis, Leathen Shi
-
Publication number: 20040115896Abstract: A MOS transistor having a T-shaped gate electrode and a method for fabricating the same are provided, wherein the MOS transistor includes a T-shaped gate electrode on a semiconductor substrate; an L-shaped lower spacer disposed at both sides of the gate electrode to cover a top surface of the semiconductor substrate; and low-, mid-, and high-concentration impurity regions formed in the semiconductor substrate of both sides of the gate electrode. The high-concentration impurity region is disposed in the semiconductor substrate next to the lower spacer and the mid-concentration impurity region is disposed between the high- and low-concentration impurity regions. A MOS transistor according to the present invention provides a decrease in a capacitance, a decrease in a channel length, and an increase in a cross-sectional area of the gate electrode. At the same time, the mid-concentration impurity region provides a decrease in a source/drain resistance Rsd.Type: ApplicationFiled: September 11, 2003Publication date: June 17, 2004Applicant: SAMSUNG ELECTRONICS CO., LTDInventors: Geum-Jong Bae, Nae-In Lee, Hwa-Sung Rhee, Sang-Su Kim, Jung-Il Lee
-
Publication number: 20040047111Abstract: A process for producing a mesophase pitch based active carbon fiber, comprising the steps of carbonizing a mesophase pitch based infusibilized fiber at 600 to 900° C., activating the thus obtained carbon fiber with alkali, and immersing the thus obtained mesophase pitch based active carbon fiber in an electrolyte and subjecting the immersed mesophase pitch based active carbon fiber to such a charge and discharge treatment that a voltage gradually increased until exceeding 2.5 V is applied at a constant current density to the mesophase pitch based active carbon fiber so that an electric double layer is formed at an interface of the mesophase pitch based active carbon fiber and the electrolyte to thereby effect a charging and thereafter a discharging is effected at a constant current density. There are further provided an active carbon fiber produced by the above process and an electric double layer capacitor including an electrode comprising this active carbon fiber.Type: ApplicationFiled: September 8, 2003Publication date: March 11, 2004Applicant: KASHIMA OIL CO., LTD.Inventors: Takashi Maeda, Yuji Kawabuchi, Takahiro Haga, Tomiji Hosotsubo
-
Patent number: 6673693Abstract: A method for forming a trench in a semiconductor substrate includes configuring a mask on the substrate. The mask has a window in which a substrate surface is uncovered. The substrate is electrochemically etched proceeding from the substrate surface. A porous substrate is formed in a trench-shaped region proceeding from the substrate surface. The trench is formed by removing the porous substrate from the trench-shaped region.Type: GrantFiled: July 27, 2001Date of Patent: January 6, 2004Assignee: Infineon Technologies AGInventor: Markus Kirchhoff
-
Patent number: 6664169Abstract: In a process for producing a semiconductor member, and a solar cell, making use of a thin-film crystal semiconductor layer, the process includes the steps of: (1) anodizing the surface of a first substrate to form a porous layer at least on one side of the substrate, (2) forming a semiconductor layer at least on the surface of the porous layer, (3) removing the semiconductor layer at its peripheral region, (4) bonding a second substrate to the surface of the semiconductor layer, (5) separating the semiconductor layer from the first substrate at the part of the porous layer, and (6) treating the surface of the first substrate after separation and repeating the above steps (1) to (5).Type: GrantFiled: June 5, 2000Date of Patent: December 16, 2003Assignee: Canon Kabushiki KaishaInventors: Yukiko Iwasaki, Shoji Nishida, Kiyofumi Sakaguchi, Noritaka Ukiyo
-
Patent number: 6656806Abstract: A Silicon On Insulator (SOI) structure and method of producing an SOI structure that can prevent a short circuit between a Local Inter-Connect (LIC) and a well in the SOI structure is disclosed. The SOI structure includes a BOX layer of insulation material formed on a silicon substrate; an SOI layer formed on the BOX layer; a well formed within a device isolation area of the SOI layer such that its lower surface is in contact with the BOX layer; a field oxide film formed on a surface side within the well; a gate line formed across an active area on the SOI layer and a portion on the field oxide film; an N+ type source/drain area formed within the active area along both sides of the gate line to contact its lower surface with the BOX layer; an insulation layer formed on such resultant structure; and an opening part that is formed within the insulation layer.Type: GrantFiled: March 11, 2002Date of Patent: December 2, 2003Assignee: Samsung Electronics Co., Ltd.Inventor: Min-Su Kim
-
Patent number: 6641662Abstract: A method for fabricating ultra-thin single-crystal metal oxide wave retarder plates, such as a zeroth-order X-cut single-crystal LiNbO3 half-wave plate, comprises ion implanting a bulk birefringent metal oxide crystal at normal incidence through a planar major surface thereof to form a damage layer at a predetermined distance d below the planar major surface, and detaching a single-crystal wave retarder plate from the bulk crystal by either chemically etching away the damage layer or by subjecting the bulk crystal having the damage layer to a rapid temperature increase to effect thermally induced snap-off detachment of the wave retarder plate. The detached wave retarder plate has a predetermined thickness d dependent on the ion implantation energy.Type: GrantFiled: March 30, 2001Date of Patent: November 4, 2003Assignee: The Trustees of Columbia University in the City of New YorkInventors: Antonije M. Radojevic, Richard M. Osgood, Jr., Miguel Levy
-
Patent number: 6602757Abstract: A silicon-on-insulator substrate having improved thickness uniformity as well as a method of fabricating the same is provided. Specifically, improved thickness uniformity of a SOI substrate is obtained in the present invention by subjecting a bonded or SIMOX (separation by ion implantation of oxygen) SOI substrate to a high-temperature oxidation process that is capable of improving the thickness uniformity of said SOI substrate. During this high-temperature oxidation process surface oxidation of the superficial Si-containing (i.e., the Si-containing layer present atop the buried oxide (BOX) region) occurs; and (ii) internal thermal oxidation (ITOX), i.e., diffusion of oxygen via the superficial Si-containing layer into the interface that exists between the BOX and the superficial Si-containing layer also occurs.Type: GrantFiled: May 21, 2001Date of Patent: August 5, 2003Assignee: International Business Machines CorporationInventors: Harold J. Hovel, Devendra K. Sadana
-
Patent number: 6559069Abstract: In a process for the electrochemical oxidation of a semiconductor substrate that has recesses, such as for example, capacitor trenches or mesopores, formed in a silicon surface region, self-limited oxide formation takes place. The end of this formation is reached as a function of the process parameters such as the doping of the silicon region, the applied voltage and the composition of the electrolyte used, as soon as either a predetermined maximum layer thickness of the formed oxide or a predetermined minimum residual silicon layer thickness between two adjacent recesses is reached. The self-limiting is achieved either as a result of the overall voltage applied over the silicon oxide layer, which has already formed, dropping or as a result of the space charge regions of adjacent recesses coming into contact with one another.Type: GrantFiled: August 8, 2002Date of Patent: May 6, 2003Assignee: Infineon Technologies AGInventors: Matthias Goldbach, Albert Birner
-
Patent number: 6537892Abstract: A method of glass frit bonding wafers to form a package, in which the width of the glass bond line between the wafers is minimized to reduce package size. The method entails the use of a glass frit material containing a particulate filler material that establishes the stand-off distance between wafers, instead of relying on discrete structural features on one of the wafers dedicated to this function. In addition, the amount of glass frit material used to form the glass bond line between wafers is reduced to such levels as to reduce the width of the glass bond line, allowing the overall size of the package to be minimized. To accommodate the variability associated with screening processes when low volume lines of paste are printed, the invention further entails the use of storage regions defined by walls adjacent the glass bond line to accommodate excess glass frit material without significantly increasing the width of the bond line.Type: GrantFiled: February 2, 2001Date of Patent: March 25, 2003Assignee: Delphi Technologies, Inc.Inventors: Larry Lee Jordan, Douglas A. Knapp
-
Patent number: 6515845Abstract: Disclosed herein is the fabrication method of producing nanoporous carbon materials with pore sizes ranging from 2 nanometer to 20 nanometer which can be used as electrode materials for a supercapacitor and an electric double layer capacitors being a kind of supercapacitor. The invention also relates to electric double layer capacitors utilizing these carbon materials as electrodes. The carbon materials presented in the present invention possess regular pores with dimensions ranging in between 2 nm and 20 mm and exhibit high electrical conductivity. These carbon materials shows low equivalent series resistance (ESR) and thus exhibits high charge storage capacity at high charging/discharging current density.Type: GrantFiled: September 8, 2000Date of Patent: February 4, 2003Assignees: Fincell Co., Ltd., Viable Korea Co., Ltd.Inventors: Seung-Mo Oh, Taeg-Hwan Hyeon, Sang-Jin Han
-
Publication number: 20030008473Abstract: A porous layer having a multilayered structure is formed. An Si substrate (102) to be processed is anodized in a first electrolytic solution (141, 151) while being held between an anode (106) and a cathode (104) in an anodizing bath (101). The first electrolytic solution (141, 151) is exchanged with a second electrolytic solution (142, 152). The Si substrate (102) is anodized again, thereby forming a porous layer having a multilayered structure on the Si substrate (102).Type: ApplicationFiled: February 17, 1999Publication date: January 9, 2003Inventors: KIYOFUMI SAKAGUCHI, NOBUHIKO SATO
-
Patent number: 6417069Abstract: A porous layer is formed on an Si substrate using an anodizing apparatus having a conductive partition inserted between a cathode and an anode. First, the cathode and Si substrate are brought into electrical contact through a first electrolyte, and the conductive partition and Si substrate are brought into electrical contact through a second electrolyte. A current is flowed between the cathode and the anode to form a porous layer on the Si substrate. As the first electrolyte, an electrolyte capable of forming a porous structure on the Si substrate is used. As the second electrolyte, an electrolyte substantially incapable of forming a porous structure on the conductive partition is used.Type: GrantFiled: March 21, 2000Date of Patent: July 9, 2002Assignee: Canon Kabushiki KaishaInventors: Kiyofumi Sakaguchi, Satoshi Matsumura, Kenji Yamagata
-
Patent number: 6403447Abstract: A method for forming a semiconductor substrate is provided including the general sequential steps of: providing a handle wafer and a device wafer; implanting at least a first impurity region in a first surface of the device wafer; bonding the first surface of the device wafer to a first surface of the handle wafer having a silicon dioxide layer; removing a portion of the device wafer at a second surface; and forming an epitaxial silicon layer on the second surface of the device wafer. The process enables the thickness of the device wafer to be minimal.Type: GrantFiled: July 7, 1999Date of Patent: June 11, 2002Assignee: Elantec Semiconductor, Inc.Inventor: Sameer Parab
-
Patent number: 6380046Abstract: There is provided a method of removing trap levels and defects, which are caused by stress, from a single crystal silicon thin film formed by an SOI technique. First, a single crystal silicon film is formed by using a typical bonding SOI technique such as Smart-Cut or ELTRAN. Next, the single crystal silicon thin film is patterned to form an island-like silicon layer, and then, a thermal oxidation treatment is carried out in an oxidizing atmosphere containing a halogen element, so that an island-like silicon layer in which the trap levels and the defects are removed is obtained.Type: GrantFiled: June 21, 1999Date of Patent: April 30, 2002Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 6368938Abstract: A process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate from thermally oxidized silicon wafer so that processing temperatures are limited to 900° C. is disclosed. The substrate is fabricated using H2 split process. Processing temperatures are limited to temperature of initiating of out-diffusion of oxygen from silicon dioxide into silicon. The limit prevents deterioration of buried oxide, and the oxide has low hole trap density that is equal to the trap density of an initial thermal silicon dioxide. Processing temperatures after implantation for H2 split process are limited to temperature of stability of dislocation microloops induced by the implantation at its damage peak. Resulting SOI structure have a gettering layer made from the microloops. The getter prevents yield drop caused by heavy metal contamination during the fabrication. Finished SOI devices have improved gate oxide integrity.Type: GrantFiled: June 7, 2000Date of Patent: April 9, 2002Assignee: Silicon Wafer Technologies, Inc.Inventor: Alexander Yuri Usenko
-
Patent number: 6362075Abstract: Integrated circuits, semiconductor devices and methods for making the same are described. Each embodiment shows a diffused, doped backside layer in a device wafer that is oxide bonded to a handle wafer. The diffused layer may originate in the device wafer, in the handle wafer, in the bond oxide or in an additional semiconductor layer of polysilicon or epitaxial silicon. The methods use a thermal bond oxide or a combination of a thermal and a deposited oxide.Type: GrantFiled: June 30, 1999Date of Patent: March 26, 2002Assignee: Harris CorporationInventors: Joseph A. Czagas, Dustin A. Woodbury, James D. Beasom
-
Patent number: 6352893Abstract: A method for fabricating a semiconductor device, in accordance with the present invention, includes the steps of providing a semiconductor wafer having exposed p-doped silicon regions and placing the wafer in an electrochemical cell such that a solution including electrolytes interacts with the exposed p-doped silicon regions to form an oxide on the exposed p-doped silicon regions when a potential difference is provided between the wafer and the solution.Type: GrantFiled: June 3, 1999Date of Patent: March 5, 2002Assignee: Infineon Technologies AGInventors: Alexander Michaelis, Stephan Kudelka, Jochen Beintner, Oliver Genz
-
Publication number: 20010051442Abstract: A method for increasing the surface area of foil electrodes of electrolytic capacitors. A valve metal is deposited by evaporation on a valve metal foil in a low pressure inert atmosphere including oxygen at a pressure one to two orders of magnitude lower than the pressure of the inert gas. The resulting surface is fractal-like. The foil thus treated is suitable as such for use as a cathode. Prior to anodization to produce an anode, a discontinuous layer of a valve metal oxide is deposited on the foil, to preserve the high surface area of the fractal-like surface and otherwise promote the formation of a dielectric coating whose interface with the metal foil has a high surface area.Type: ApplicationFiled: June 28, 2001Publication date: December 13, 2001Inventors: Dina Katsir, Iris Tartakovsky, Israel Tartakovsky
-
Publication number: 20010021566Abstract: In an anodic oxidization method of the invention for anodizing areas including and surrounding a plurality of gate electrodes connected to a current supply line by respective gate connecting lines, the current supply line supplies currents to the gate electrodes in a manner that the densities of anodizing currents flowing through corresponding parts of any two parallel-running neighboring gate electrodes arranged in a semiconductor island area become substantially equal to each other. No leakage current flows from one gate electrode to another because the anodizing currents are supplied in such a way that no potential difference occurs between any two neighboring gate electrodes during anodic oxidization as a result of differences in current path length. This makes it possible to prevent crystal defects and partial anodization imperfections which could potentially be caused by leakage currents.Type: ApplicationFiled: October 20, 1998Publication date: September 13, 2001Inventors: HONGYONG ZHANG, HIDEKI UOCHI, YOSUKE TSUKAMOTO, YUTAKA TAKAFUJI, YASUSHI KUBOTA
-
Patent number: 6274456Abstract: Surface to surface electrical isolation of integrated circuits has been achieved by forming N type moats that penetrate the silicon as deeply as required, including across the full thickness of a wafer. The process for creating the moats is based on transmutation doping in which naturally occurring isotopes present in the silicon are converted to phosphorus. Several methods for bringing about the transmutation doping are available including neutron, proton, and deuteron bombardment. By using suitable masking, the bombardment effects can be confined to specific areas which then become the isolation moats. Four different embodiments of the invention are described together with processes for manufacturing them.Type: GrantFiled: June 13, 2000Date of Patent: August 14, 2001Assignee: Industrial Technology Research InstituteInventor: Chungpin Liao
-
Patent number: 6261892Abstract: A method of fabricating an integrated circuit having active components, conductors and isolation regions on a substrate is disclosed, including forming a portion of at least one of the isolation regions to expose a first area of the substrate, depositing a mask layer over the integrated circuit including the first area, forming the mask layer to expose a second area of the substrate within the first area, converting a portion of the substrate to a selectively etchable material, where the selectively etchable material lies in an area subjacent to the second area and extends only partially to the bottom surface of the substrate, selectively etching the selectively etchable material to form a void, removing the mask layer to expose the isolation region, depositing a conductive layer over all exposed surfaces of the substrate comprising the void and the isolation region, depositing a dielectric layer over the conductive layer extending at least to the height of the isolation region, polishing the surface of the dType: GrantFiled: October 4, 2000Date of Patent: July 17, 2001Assignee: Texas Instruments IncorporatedInventor: Leland S. Swanson
-
Switching element method of driving switching element rewritable logic integrated circuit and memory
Patent number: RE42040Abstract: A switching element has an ion conductor capable of conducting metal ions for use in an electrochemical reaction therein, a first electrode and a second electrode which are disposed in contact with said ion conductor and spaced a predetermined distance from each other, and a third electrode disposed in contact with the ion conductor. When a voltage for causing the switching element to transit to an on state is applied to the third electrode, metal is precipitated between the first electrode and the second electrode by metal ions, electrically interconnecting the first electrode and the second electrode. When a voltage for causing the switching element to transit to an off state is applied to the third electrode, the precipitated metal is dissolved to electrically disconnect the first electrode and the second electrode from each other.Type: GrantFiled: July 16, 2004Date of Patent: January 18, 2011Assignee: NEC CorporationInventors: Toshitsugu Sakamoto, Hisao Kawaura, Hiroshi Sunamura