Forming Schottky Junction (i.e., Semiconductor-conductor Rectifying Junction Contact) Patents (Class 438/570)
-
Patent number: 11929279Abstract: A semiconductor device including: a trench defining an active region in a substrate; a first semiconductor liner formed over the trench; a second semiconductor liner formed over the first semiconductor liner; and a device isolation layer formed over the second semiconductor liner and filling the trench. Disclosed is also a method for fabricating a semiconductor device, the method including: forming a trench defining an active region in a substrate; forming a plurality of semiconductor liners over the trench; performing pretreatment before forming each of the semiconductor liners; and performing post-treatment after forming each of the semiconductor liners.Type: GrantFiled: January 19, 2021Date of Patent: March 12, 2024Assignee: SK hynix Inc.Inventor: Jin Woong Kim
-
Patent number: 11923477Abstract: A method of manufacturing an electronic device, including the successive steps of: a) performing an ion implantation of indium or of aluminum into an upper portion of a first single-crystal gallium nitride layer, to make the upper portion of the first layer amorphous and to preserve the crystal structure of a lower portion of the first layer; and b) performing a solid phase recrystallization anneal of the upper portion of the first layer, resulting in transforming the upper portion of the first layer into a crystalline indium gallium nitride or aluminum gallium nitride layer.Type: GrantFiled: September 17, 2019Date of Patent: March 5, 2024Assignee: Commissariat à l'Énergie Atomique et aux Énergies AlternativesInventor: Hubert Bono
-
Patent number: 11856798Abstract: A random number generator comprising resistive random-access memory (RRAM) devices including: a first electrode; a second electrode; a third electrode located between the first and second electrode; at least one electrically insulating layer separating the first electrode and the second electrode from the third electrode, wherein the at least one electrically insulating layer has a substantially uniform thickness; a first filament that is current conducting and extends through the at least one electrically insulating layer; a second filament is located in the at least one electrically insulating layer and does not extend through the at least one electrically insulating layer; a voltage source configured to apply voltage to at least one of the first electrode and the second electrode; and a voltage sensor configured to sense voltage of the third electrode in order to determine which one of the first filament or the second filament is more resistive.Type: GrantFiled: March 1, 2022Date of Patent: December 26, 2023Assignee: International Business Machines CorporationInventors: Guy M. Cohen, Takashi Ando, Nanbo Gong
-
Patent number: 11618970Abstract: Nano-wire growth processes, nano-wires, and articles having nano-wires are disclosed. The nano-wire growth process includes trapping growth-inducing particles on a substrate, positioning the substrate within a chamber, closing the chamber, applying a vacuum to the chamber, introducing a precursor gas to the chamber, and thermally decomposing the precursor gas. The thermally decomposing of the precursor gas grows nano-wires from the growth-inducing particles. The nano-wires and the articles having the nano-wires are produced by the nano-wire growth process.Type: GrantFiled: December 8, 2020Date of Patent: April 4, 2023Assignee: Silcotek Corp.Inventor: Min Yuan
-
Patent number: 11508810Abstract: The present disclosure relates to semiconductor structures and, more particularly, to high voltage diode structures and methods of manufacture. The structure includes: a diode structure composed of first well of a first dopant type in a substrate; and a well ring structure of the first dopant type in the substrate which completely surrounds the first well of the first dopant type, and spaced a distance “x” from the first well to cut a leakage path to a shallower second well of a second dopant type.Type: GrantFiled: November 13, 2020Date of Patent: November 22, 2022Assignee: GLOBALFOUNDRIES INC.Inventors: Jagar Singh, Shiv Kumar Mishra
-
Patent number: 11119012Abstract: An apparatus and method for cleaving a liquid sample are disclosed. The apparatus includes a load lock chamber containing a cleaving module, a cryo-cooler, a vacuum chamber configured to receive the cleaving module from the load lock chamber, and a gate valve between the load lock chamber and the vacuum chamber. The cleaving module is configured to cleave a crystalline sample holder and the liquid sample. The liquid sample includes one or more liquid phase materials and is cleavable by the cleaving module when in the solid phase. The cryo-cooler is configured to cool and/or maintain a temperature of the sample holder and the sample below the melting point of each of the liquid phase materials. The gate valve has at least one opening therein configured to (i) allow the cleaving module to enter and exit the vacuum chamber and/or (ii) permit gaseous communication between the load lock chamber and the vacuum chamber.Type: GrantFiled: April 25, 2018Date of Patent: September 14, 2021Assignee: IB Labs, Inc.Inventors: Dimitry Boguslavsky, Mark Kovler
-
Patent number: 9893049Abstract: The invention provides an electrostatic discharge (ESD) protection device. The ESD protection device includes a semiconductor substrate having an active region, a first well region having a first conductive type formed in the active region, a first doped region having the first conductive type formed in the first well region, a first metal contact disposed on the first doped region, and a second metal contact disposed on the active region, connecting to the first well region, wherein no doped region is formed between the second metal contact and the first well region.Type: GrantFiled: February 25, 2015Date of Patent: February 13, 2018Assignee: MEDIATEK INC.Inventors: Zheng Zeng, Ching-Chung Ko, Bo-Shih Huang
-
Patent number: 9287414Abstract: An integrated circuit including a Schottky diode, and a method of making the same. The diode includes an active region bordered by an isolation region in a semiconductor substrate of the integrated circuits, a first electrode having a metal contact provided on a surface of the active region, and a second electrode having a silicide contact also provided on the surface of the active region.Type: GrantFiled: October 21, 2010Date of Patent: March 15, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Georgios Vellianitis, Gilberto Curatola, Kyriaki Fotopoulou, Nader Akil
-
Patent number: 9035414Abstract: A semiconductor device includes a semiconductor layer and a Schottky electrode, a Schottky junction being formed between the semiconductor layer and the Schottky electrode. The Schottky electrode includes a metal part containing a metal, a Schottky junction being formed between the semiconductor layer and the metal part; and a nitride part around the metal part, the nitride part containing a nitride of the metal, and a Schottky junction being formed between the semiconductor layer and the nitride part.Type: GrantFiled: June 28, 2013Date of Patent: May 19, 2015Assignee: FUJITSU LIMITEDInventors: Yuichi Minoura, Naoya Okamoto
-
Publication number: 20150130013Abstract: A semiconductor device includes at least one ohmic contact region between a semiconductor substrate of the semiconductor device and an electrically conductive structure arranged adjacent to the semiconductor substrate. Further, the semiconductor device includes at least one Schottky contact region between the semiconductor substrate of the semiconductor device and the electrically conductive structure. The at least one ohmic contact region is arranged adjacent to the at least one Schottky contact region. The semiconductor substrate includes a first doping layer arranged adjacent to the electrically conductive structure. An average doping concentration of the surface region of the first doping layer in an area of the at least one ohmic contact region differs from an average doping concentration of the surface region of the first doping layer in an area of the at least one Schottky contact region by less than 10%.Type: ApplicationFiled: November 14, 2013Publication date: May 14, 2015Applicant: Infineon Technologies AGInventors: Holger Hüsken, Anton Mauder, Hans-Joachim Schulze, Wolfgang Rösner, Holger Schulze
-
Publication number: 20150132932Abstract: A semiconductor device includes a semiconductor substrate configured to include a channel, a gate supported by the semiconductor substrate to control current flow through the channel, a first dielectric layer supported by the semiconductor substrate and including an opening in which the gate is disposed, and a second dielectric layer disposed between the first dielectric layer and a surface of the semiconductor substrate in a first area over the channel. The second dielectric layer is patterned such that the first dielectric layer is disposed on the surface of the semiconductor substrate in a second area over the channel.Type: ApplicationFiled: January 21, 2015Publication date: May 14, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Bruce M. Green, Darrell G. Hill, Jenn Hwa Huang, Karen E. Moore
-
Publication number: 20150123235Abstract: A semiconductor device includes a substrate, a counter-doping region, and a Schottky barrier diode (SBD) in which a breakdown voltage is improved by using counter doping, and a manufacturing method thereof. A breakdown voltage may be improved by lowering a concentration of impurity on the region and enhancing the characteristics of the semiconductor device including the SBD.Type: ApplicationFiled: June 25, 2014Publication date: May 7, 2015Applicant: MagnaChip Semiconductor, Ltd.Inventors: Yong Won LEE, Jin Woo HAN, Dae Won HWANG, Kyung Wook KIM
-
Patent number: 9018638Abstract: A MOSFET device is provided. An N-type epitaxial layer is disposed on an N-type substrate. An insulating trench is disposed in the epitaxial layer. A P-type well region is disposed in the epitaxial layer at one side of the insulating trench. An N-type heavily doped region is disposed in the well region. A gate structure is disposed on the epitaxial layer and partially overlaps with the heavily doped region. At least two P-type first doped regions are disposed in the epitaxial layer below the well region. At least one P-type second doped region is disposed in the epitaxial layer and located between the first doped regions. Besides, the first and second doped regions are separated from each other. The first doped regions extend along a first direction, and the second doped region extends along a second direction different from the first direction.Type: GrantFiled: June 11, 2013Date of Patent: April 28, 2015Assignee: Industrial Technology Research InstituteInventors: Chee-Wee Liu, Hui-Hsuan Wang
-
Patent number: 9000550Abstract: A semiconductor component having a low resistance conduction path and a method for manufacturing the semiconductor component. When the semiconductor component is a Schottky diode, one or more trenches are formed in an epitaxial layer of a first conductivity type that is formed over a semiconductor substrate of the first conductivity type. The trenches may extend into the semiconductor material. Epitaxial semiconductor material of a second conductivity type is selectively grown along the sidewalls of the trenches. An anode contact is formed in contact with the epitaxial layer and the selectively grown epitaxial material and a cathode contact is formed in contact with the semiconductor substrate.Type: GrantFiled: September 8, 2008Date of Patent: April 7, 2015Assignee: Semiconductor Components Industries, LLCInventor: Mohammed Tanvir Quddus
-
Patent number: 8980732Abstract: The present invention provides a method for manufacturing a silicon carbide Schottky barrier diode. In the method, an n? epitaxial layer is deposited on an n+ substrate. A sacrificial oxide film is formed on the n? epitaxial layer by heat treatment, and then a portion where a composite oxide film is to be formed is exposed by etching. Nitrogen is implanted into the n? epitaxial layer and the sacrificial oxide film using nitrogen plasma. A silicon nitride is deposited on the n? epitaxial layer and the sacrificial oxide film. The silicon nitride is thermally oxidized to form a composite oxide film. An oxide film in a portion where a Schottky metal is to be deposited is etched, and then the Schottky metal is deposited, thereby forming a silicon carbide Schottky barrier diode.Type: GrantFiled: February 14, 2012Date of Patent: March 17, 2015Assignee: Hyundai Motor CompanyInventors: Kyoung Kook Hong, Jong Seok Lee
-
Patent number: 8969995Abstract: High-efficiency Schottky diodes (HED) and rectifier systems having such semiconductor devices are provided, which Schottky diodes (HED) are composed of at least one Schottky diode combined with an additional semiconductor element, e.g., with magnetoresistors (TMBS) or with pn diodes (TJBS), and have trenches. Such high-efficiency Schottky diodes make it possible to construct rectifiers which are suitable for higher temperatures and can therefore be used in motor vehicle generators, without particular cooling measures such as heat sinks being required.Type: GrantFiled: October 11, 2005Date of Patent: March 3, 2015Assignee: Robert Bosch GmbHInventors: Richard Spitz, Alfred Goerlach, Gert Wolf, Markus Mueller
-
Patent number: 8969994Abstract: An MPS diode includes a III-nitride substrate characterized by a first conductivity type and a first dopant concentration and having a first side and a second side. The MPS diode also includes a III-nitride epitaxial structure comprising a first III-nitride epitaxial layer coupled to the first side of the substrate, wherein a region of the first III-nitride epitaxial layer comprises an array of protrusions. The III-nitride epitaxial structure also includes a plurality of III-nitride regions of a second conductivity type, each partially disposed between adjacent protrusions. Each of the plurality of III-nitride regions of the second conductivity type comprises a first section laterally positioned between adjacent protrusions and a second section extending in a direction normal to the first side of the substrate. The MPS diode further includes a first metallic structure electrically coupled to one or more of the protrusions and to one or more of the second sections.Type: GrantFiled: August 14, 2012Date of Patent: March 3, 2015Assignee: Avogy, Inc.Inventors: Madhan M. Raj, Brian Alvarez, David P. Bour, Andrew P. Edwards, Hui Nie, Isik C. Kizilyalli
-
Publication number: 20150056788Abstract: A semiconductor device includes a semiconductor body with a first surface, a contact electrode arranged on the first surface, and a passivation layer on the first surface adjacent the contact electrode. The passivation layer includes a layer stack with an amorphous semi-insulating layer on the first surface, a first nitride layer on the amorphous semi-insulating layer, and a second nitride layer on the first nitride layer.Type: ApplicationFiled: September 30, 2014Publication date: February 26, 2015Inventors: Gerhard Schmidt, Josef-Georg Bauer, Carsten Schaeffer, Oliver Humbel, Angelika Koprowski, Sirinpa Monayakul
-
Patent number: 8962461Abstract: Consistent with an example embodiment, a GaN heterojunction structure has a three-layer dielectric structure. The lowermost and middle portions of the gate electrode together define the gate foot, and this is associated with two dielectric layers. A thinner first dielectric layer is adjacent the gate edge at the bottom of the gate electrode. The second dielectriclayer corresponds to the layer in the conventional structure, and it is level with the main portion of the gate foot.Type: GrantFiled: December 16, 2013Date of Patent: February 24, 2015Assignee: NXP B.V.Inventors: Godefridus Adrianus Maria Hurkx, Jeroen Antoon Croon, Johannes Josephus Theodorus Marinus Donkers, Stephan Heil, Jan Sonsky
-
Patent number: 8963275Abstract: A resistive-switching random access memory device includes a memory cell disposed between a bit line and a word line, the memory cell having a resistive-switching element (40) and a Schottky diode (30). The Schottky diode (30) and the resistive-switching element (40) are connected in series. The Schottky diode (30) includes a metal layer and a semiconductor layer contacting each other. An interface between the metal layer and the semiconductor layer has a non-planar shape.Type: GrantFiled: December 6, 2012Date of Patent: February 24, 2015Assignee: Peking UniversityInventors: Jinfeng Kang, Bin Gao, Lifeng Liu, Xiaoyan Liu
-
Patent number: 8957494Abstract: A high-voltage Schottky diode and a manufacturing method thereof are disclosed in the present disclosure. The diode includes: a P-type substrate and two N-type buried layers, a first N-type buried layer is located below a cathode lead-out area, and a second N-type buried layer is located below a cathode region; an epitaxial layer; two N-type well regions located on the epitaxial layer, a first N-type well region is a lateral drift region and it is provided with a cathode lead-out region, and a second N-type well region is located on the second N-type buried layer and it is a cathode region; a first P-type well region located on the second N-type buried layer and surrounding the cathode region; a field oxide isolation region located on the lateral drift region; an anode located on the cathode region and a cathode located on the surface of the cathode lead-out region.Type: GrantFiled: October 23, 2012Date of Patent: February 17, 2015Assignee: CSMC Technologies FAB1 Co., Ltd.Inventor: Lihui Gu
-
Patent number: 8951832Abstract: Variable-resistance memory material cells are contacted by vertical bottom spacer electrodes. Variable-resistance material memory spacer cells are contacted along the edge by electrodes. Processes include the formation of the bottom spacer electrodes as well as the variable-resistance material memory spacer cells. Devices include the variable-resistance memory cells.Type: GrantFiled: March 17, 2014Date of Patent: February 10, 2015Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 8936964Abstract: The present invention provides a silicon carbide Schottky-barrier diode device and a method for manufacturing the same. The silicon carbide Schottky bather diode device includes a primary n? epitaxial layer, an n+ epitaxial region, and a Schottky metal layer. The primary n? epitaxial layer is deposited on an n+ substrate joined with an ohmic metal layer at an undersurface thereof. The n+ epitaxial region is formed by implanting n+ ions into a central region of the primary n? epitaxial layer. The Schottky metal layer is deposited on the n+ epitaxial layer.Type: GrantFiled: June 18, 2014Date of Patent: January 20, 2015Assignee: Hyundai Motor CompanyInventors: Kyoung Kook Hong, Jong Seok Lee
-
Patent number: 8916459Abstract: A compound semiconductor device having mesa-shaped element region, and excellent characteristics are provided. The compound semiconductor device has: an InP substrate; an epitaxial lamination mesa formed above the InP substrate and including a channel layer, a carrier supply layer above the channel layer and a contact cap layer above the carrier supply layer; ohmic source electrode and drain electrode formed on the cap layer; a recess formed by removing the cap layer between the source and drain electrodes, and exposing the carrier supply layer; an insulating film formed on the cap layer and retracted from an edge of the cap layer away from the recess; a gate electrode extending from the carrier supply layer in the recess to outside of the mesa; and air gap formed by removing side portion of the channel layer facing the gate electrode outside the mesa.Type: GrantFiled: October 30, 2013Date of Patent: December 23, 2014Assignee: Fujitsu LimitedInventors: Tsuyoshi Takahashi, Kozo Makiyama
-
Publication number: 20140349470Abstract: A Schottky diode includes a deep well formed in a substrate, an isolation layer formed in the substrate, a first conductive type guard ring formed in the deep well along an outer sidewall of the isolation layer and located at a left side of the isolation layer, a second conductive type well formed in the deep well along the outer sidewall of the isolation layer and located at a right side of the isolation layer, an anode electrode formed over the substrate and coupled to the deep well and the guard ring, and a cathode electrode formed over the substrate and coupled to the well. A part of the guard ring overlaps the isolation layer.Type: ApplicationFiled: August 7, 2014Publication date: November 27, 2014Applicant: MAGNACHIP SEMICONDUCTOR, LTD.Inventor: Jin-Yeong Son
-
Patent number: 8884395Abstract: A Schottky diode includes a deep well formed in a substrate, an isolation layer formed in the substrate, a first conductive type guard ring formed in the deep well along an outer sidewall of the isolation layer and located at a left side of the isolation layer, a second conductive type well formed in the deep well along the outer sidewall of the isolation layer and located at a right side of the isolation layer, an anode electrode formed over the substrate and coupled to the deep well and the guard ring, and a cathode electrode formed over the substrate and coupled to the well. A part of the guard ring overlaps the isolation layer.Type: GrantFiled: October 4, 2010Date of Patent: November 11, 2014Assignee: Magnachip Semiconductor, Ltd.Inventor: Jin-Yeong Son
-
Patent number: 8872235Abstract: An embodiment of a transistor device includes a compound semiconductor material on a semiconductor carrier and a source region and a drain region spaced apart from each other in the compound semiconductor material with a channel region interposed between the source and drain regions. A Schottky diode is integrated with the semiconductor carrier, and contacts extend from the source and drain regions through the compound semiconductor material. The contacts are in electrical contact with the Schottky diode so that the Schottky diode is connected in parallel between the source and drain regions. In another embodiment, the integrated Schottky diode is formed by a region of doped amorphous silicon or doped polycrystalline silicon disposed in a trench structure on the drain side of the device.Type: GrantFiled: February 23, 2012Date of Patent: October 28, 2014Assignee: Infineon Technologies Austria AGInventors: Gerhard Prechtl, Clemens Ostermaier, Oliver Häberlen
-
Patent number: 8871621Abstract: MIMCAP devices are provided that can be suitable for memory device applications, such as current selector devices for cross point memory array. The MIMCAP devices can have lower thermal budget as compared to Schottky diodes and controllable lower barrier height and lower series resistance as compared to MIMCAP tunneling diodes. The MIMCAP diode can include a low defect dielectric layer, a high defect dielectric layer, sandwiched between two electrodes having different work function values.Type: GrantFiled: December 20, 2012Date of Patent: October 28, 2014Assignee: Intermolecular, Inc.Inventors: Venkat Ananthan, Imran Hashim, Prashant B. Phatak
-
Publication number: 20140264713Abstract: Embodiments of a gate contact for a semiconductor device and methods of fabrication thereof are disclosed. In one embodiment, a semiconductor device includes a semiconductor structure and a dielectric layer on a surface of the semiconductor structure, where the dielectric layer has an opening that exposes an area of the semiconductor structure. A gate contact for the semiconductor device is formed on the exposed area of the semiconductor structure through the opening in the dielectric layer. The gate contact includes a proximal end on a portion of the exposed area of the semiconductor structure, a distal end opposite the proximal end, and sidewalls that each extend between the proximal end and the distal end of the gate contact. For each sidewall of the gate contact, an air region separates the sidewall and the distal end of the gate contact from the dielectric layer.Type: ApplicationFiled: March 13, 2013Publication date: September 18, 2014Applicant: CREE, INC.Inventors: Fabian Radulescu, Helmut Hagleitner
-
Patent number: 8836071Abstract: A method of fabricating a Schottky diode using gallium nitride (GaN) materials includes providing an n-type GaN substrate having a first surface and a second surface. The second surface opposes the first surface. The method also includes forming an ohmic metal contact electrically coupled to the first surface of the n-type GaN substrate and forming an n-type GaN epitaxial layer coupled to the second surface of the n-type GaN substrate. The method further includes forming an n-type aluminum gallium nitride (AlGaN) surface layer coupled to the n-type GaN epitaxial layer and forming a Schottky contact electrically coupled to the n-type AlGaN surface layer.Type: GrantFiled: November 18, 2011Date of Patent: September 16, 2014Assignee: Avogy, Inc.Inventors: Richard J. Brown, Thomas R. Prunty, David P. Bour, Isik C. Kizilyalli, Hui Nie, Andrew P. Edwards, Linda Romano, Madhan Raj
-
Patent number: 8815716Abstract: A semiconductor device includes a semiconductor layer (1) containing GaN and an electrode. The electrode includes an electrode main body (6), a connection-use electrode (8) containing Al and formed at a position farther from the semiconductor layer (1) than the electrode main body (6), and a barrier layer (7) formed between the electrode main body (6) and the connection-use electrode (8), the barrier layer (7) containing at least one selected from the group consisting of W, TiW, WN, TiN, Ta, and TaN. A surface roughness RMS of the barrier layer (7) is 3.0 nm or less.Type: GrantFiled: November 19, 2013Date of Patent: August 26, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Tomihito Miyazaki, Makoto Kiyama, Taku Horii
-
Patent number: 8796808Abstract: A MOS P-N junction Schottky diode device includes a substrate having a first conductivity type, a field oxide structure defining a trench structure, a gate structure formed in the trench structure and a doped region having a second conductivity type adjacent to the gate structure in the substrate. An ohmic contact and a Schottky contact are formed at different sides of the gate structure. The method for manufacturing such diode device includes several ion-implanting steps to form several doped sub-regions with different implantation depths to constitute the doped regions. The formed MOS P-N junction Schottky diode device has low forward voltage drop, low reverse leakage current, fast reverse recovery time and high reverse voltage tolerance.Type: GrantFiled: April 21, 2009Date of Patent: August 5, 2014Assignee: PFC Device Corp.Inventors: Kuo-Liang Chao, Hung-Hsin Kuo, Tse-Chuan Su
-
Patent number: 8772900Abstract: The present invention discloses a trench Schottky barrier diode (SBD) and a manufacturing method thereof. The trench SBD includes: an epitaxial layer, formed on a substrate; multiple mesas, defined by multiple trenches; a field plate, formed on the epitaxial layer and filled in the multiple trenches, wherein a Schottky contact is formed between the field plate and top surfaces of the mesas; a termination region, formed outside the multiple mesas and electrically connected to the field plate; a field isolation layer, formed on the upper surface and located outside the termination region; and at least one mitigation electrode, formed below the upper surface outside the termination region, and is electrically connected to the field plate through the field isolation layer, wherein the mitigation electrode and the termination region are separated by part of a dielectric layer and part of the epitaxial layer.Type: GrantFiled: July 8, 2012Date of Patent: July 8, 2014Assignee: Richteck Technology CorporationInventors: Tsung-Yi Huang, Chien-Hao Huang
-
Publication number: 20140183439Abstract: Selector devices that can be suitable for memory device applications can have low leakage currents at low voltages to reduce sneak current paths for non selected devices, and high leakage currents at high voltages to minimize voltage drops during device switching. In some embodiments, the selector device can include a first electrode, a tri-layer dielectric layer, and a second electrode. The tri-layer dielectric layer can include a high leakage dielectric layer sandwiched between two lower leakage dielectric layers. The low leakage layers can function to restrict the current flow across the selector device at low voltages. The high leakage dielectric layer can function to enhance the current flow across the selector device at high voltages.Type: ApplicationFiled: December 27, 2012Publication date: July 3, 2014Applicant: Intermolecular, Inc.Inventors: Imran Hashim, Venkat Ananthan, Tony P. Chiang, Prashant B. Phatak
-
Patent number: 8765523Abstract: A method for manufacturing a semiconductor device includes the steps of preparing a substrate made of silicon carbide and having an n type region formed to include a main surface, forming a p type region in a region including the main surface, forming an oxide film on the main surface across the n type region and the p type region, by heating the substrate having the p type region formed therein at a temperature of 1250° C. or more, removing the oxide film to expose at least a part of the main surface, and forming a Schottky electrode in contact with the main surface that has been exposed by removing the oxide film.Type: GrantFiled: November 6, 2012Date of Patent: July 1, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Keiji Wada, Takeyoshi Masuda
-
Patent number: 8766395Abstract: A device includes a Schottky barrier formed by a metal-semiconductor junction between a semiconductor nanowire and a metal contact. The metal contact at least partly encloses a circumferential area of each nanowire along the length thereof. The nanowire includes a low doped region that is part of the metal-semiconductor junction. The device can be fabricated using a method where two different growth modes are used, the first step including axial growth from a substrate giving a suitable template for formation of the metal-semiconductor junction, and the second step including radial growth enabling control of the doping levels in the low doped region.Type: GrantFiled: March 25, 2010Date of Patent: July 1, 2014Assignee: Qunano ABInventor: Steven Konsek
-
Patent number: 8759922Abstract: Semiconductor devices are formed without full silicidation of the gates and with independent adjustment of silicides in the gates and source/drain regions. Embodiments include forming a gate on a substrate, forming a nitride cap on the gate, forming a source/drain region on each side of the gate, forming a first silicide in each source/drain region, removing the nitride cap subsequent to the formation of the first silicide, and forming a second silicide in the source/drain regions and in the gate, subsequent to removing the nitride cap. Embodiments include forming the first silicide by forming a first metal layer on the source/drain regions and performing a first RTA, and forming the second silicide by forming a second metal layer on the source/drain regions and on the gate and performing a second RTA.Type: GrantFiled: August 5, 2013Date of Patent: June 24, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Peter Javorka, Stefan Flachowsky, Thilo Scheiper
-
Patent number: 8749014Abstract: The present invention discloses a Schottky diode. The Schottky diode comprises a cathode region, an anode region and a guard ring region. The anode region may comprise a metal Schottky contact. The guard ring region may comprise an outer guard ring and a plurality of inner guard stripes inside the outer guard ring. And wherein the inner guard stripe has a shallower junction depth than the outer guard ring.Type: GrantFiled: September 7, 2011Date of Patent: June 10, 2014Assignee: Monolithic Power Systems, Inc.Inventor: Ji-Hyoung Yoo
-
Publication number: 20140145290Abstract: A high-voltage Schottky diode and a manufacturing method thereof are disclosed in the present disclosure. The diode includes: a P-type substrate and two N-type buried layers, a first N-type buried layer is located below a cathode lead-out area, and a second N-type buried layer is located below a cathode region; an epitaxial layer; two N-type well regions located on the epitaxial layer, a first N-type well region is a lateral drift region and it is provided with a cathode lead-out region, and a second N-type well region is located on the second N-type buried layer and it is a cathode region; a first P-type well region located on the second N-type buried layer and surrounding the cathode region; a field oxide isolation region located on the lateral drift region; an anode located on the cathode region and a cathode located on the surface of the cathode lead-out region.Type: ApplicationFiled: October 23, 2012Publication date: May 29, 2014Applicant: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventor: Lihui Gu
-
Patent number: 8735228Abstract: A trench isolation metal-oxide-semiconductor (MOS) P-N junction diode device and a manufacturing method thereof are provided. The trench isolation MOS P-N junction diode device is a combination of an N-channel MOS structure and a lateral P-N junction diode, wherein a polysilicon-filled trench oxide layer is buried in the P-type structure to replace the majority of the P-type structure. As a consequence, the trench isolation MOS P-N junction diode device of the present invention has the benefits of the Schottky diode and the P-N junction diode. That is, the trench isolation MOS P-N junction diode device has rapid switching speed, low forward voltage drop, low reverse leakage current and short reverse recovery time.Type: GrantFiled: September 5, 2013Date of Patent: May 27, 2014Assignee: PFC Device Corp.Inventors: Mei-Ling Chen, Hung-Hsin Kuo, Kuo-Liang Chao
-
Patent number: 8735861Abstract: A semiconductor storage device according to an embodiment includes a first conductive layer, a variable resistance layer, an electrode layer, a first liner layer, a stopper layer, and a second conductive layer. The first liner layer is configured by a material having a property for canceling an influence of an orientation of a lower layer of the first liner layer, the property of the first liner layer being superior compared with that of the stopper layer. The stopper layer is acted upon by an internal stress in a compressive direction at room temperature.Type: GrantFiled: February 26, 2013Date of Patent: May 27, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Kotaro Noda
-
Patent number: 8735257Abstract: Apparatus and methods for a MOS varactor structure are disclosed. An apparatus is provided, comprising an active area defined in a portion of a semiconductor substrate; a doped well region in the active area extending into the semiconductor substrate; at least two gate structures disposed in parallel over the doped well region; source and drain regions disposed in the well region formed on opposing sides of the gate structures; a gate connector formed in a first metal layer overlying the at least two gate structures and electrically coupling the at least two gate structures; source and drain connectors formed in a second metal layer and electrically coupled to the source and drain regions; and interlevel dielectric material separating the source and drain connectors in the second metal layer from the gate connector formed in the first metal layer. Methods for forming the structure are disclosed.Type: GrantFiled: May 22, 2013Date of Patent: May 27, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chi-Feng Huang, Chia-Chung Chen
-
Publication number: 20140138705Abstract: The present disclosure relates to a semiconductor device having a Schottky contact that provides both super surge capability and low reverse-bias leakage current. In one preferred embodiment, the semiconductor device is a Schottky diode and even more preferably a Silicon Carbide (SiC) Schottky diode. However, the semiconductor device may more generally be any type of semiconductor device having a Schottky contact such as, for example, a Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET).Type: ApplicationFiled: November 20, 2012Publication date: May 22, 2014Applicant: CREE, INC.Inventors: Qingchun Zhang, Jennifer Duc
-
Patent number: 8679954Abstract: A schottky diode includes a SiC substrate which has a first surface and a second surface facing away from the first surface, a semiconductor layer which is formed on the first surface of the SiC substrate, a schottky electrode which is in contact with the semiconductor layer, and an ohmic electrode which is in contact with the second surface of the SiC substrate. The first surface of the SiC substrate is a (000-1) C surface, upon which the semiconductor layer is formed.Type: GrantFiled: May 6, 2013Date of Patent: March 25, 2014Assignee: Rohm Co., Ltd.Inventors: Shingo Ohta, Tatsuya Kiriyama, Takashi Nakamura, Yuji Okamura
-
Patent number: 8674333Abstract: Variable-resistance memory material cells are contacted by vertical bottom spacer electrodes. Variable-resistance material memory spacer cells are contacted along the edge by electrodes. Processes include the formation of the bottom spacer electrodes as well as the variable-resistance material memory spacer cells. Devices include the variable-resistance memory cells.Type: GrantFiled: December 21, 2012Date of Patent: March 18, 2014Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20140061848Abstract: An integrated circuit structure includes a substrate, a semiconductor device supported by the substrate, and a guard ring structure disposed around the semiconductor device, the guard ring structure forming a Schottky junction. In an embodiment, the Schottky junction is formed from a p-type metal contact and an n-type guard ring. In an embodiment, the guard ring structure is electrically coupled to a positive or negative supply voltage.Type: ApplicationFiled: September 4, 2012Publication date: March 6, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yi-Feng Chang, Jam-Wem Lee
-
Patent number: 8647971Abstract: An integrated circuit, including a junction barrier Schottky diode, has an N type well, a P-type anode region in the surface of the well, and an N-type Schottky region in the surface of the well and horizontally abutting the anode region. A first silicide layer is on and makes a Schottky contact to the Schottky region and is on an adjoining anode region. A second silicide layer of a different material than the first silicide is on the anode region. An ohmic contact is made to the second silicide on the anode region and to the well.Type: GrantFiled: January 23, 2012Date of Patent: February 11, 2014Assignee: Intersil Americas Inc.Inventors: Dev Alok Girdhar, Michael David Church, Alexander Kalnitsky
-
Publication number: 20140021827Abstract: Primary voltaic sources include nanofiber Schottky barrier arrays and a radioactive source including at least one radioactive element configured to emit radioactive particles. The arrays have a semiconductor component and a metallic component joined at a metal-semiconductor junction. The radioactive source is positioned proximate to the arrays such that at least a portion of the radioactive particles impinge on the arrays to produce a flow of electrons across the metal-semiconductor junction. Methods of producing voltaic sources include reacting at least one carbon oxide and a reducing agent in the presence of a substrate comprising a catalyst to form a solid carbon product over the substrate. Material is disposed over at least a portion of the solid carbon product to form a nanofiber Schottky barrier array. A radioactive source is disposed adjacent the nanofiber Schottky barrier array.Type: ApplicationFiled: July 17, 2013Publication date: January 23, 2014Inventor: Dallas B. Noyes
-
Publication number: 20130341705Abstract: In an LDMOS device leakage and forward conduction parameters are adjusted by integrating an Schottky diode into the LDMOS by substituting one or more n+ source regions with Schottky diodes.Type: ApplicationFiled: August 30, 2013Publication date: December 26, 2013Applicant: Texas Instruments IncorporatedInventors: Venkat Raghavan, Andrew D. Strachan
-
Patent number: 8604525Abstract: An LDMOS (laterally diffused metal oxide semiconductor) structure connects the source to a substrate and also the gate shield while utilizing a reduced area for such contacts. The structure includes an electrically conductive substrate layer, a source, and a drain contact; the drain contact is separated from the substrate layer by at least one intervening layer. An electrically conductive trench-like feed-through element passes through the intervening layer and contacts the substrate and the source to electrically connect the drain contact and the substrate layer.Type: GrantFiled: November 1, 2010Date of Patent: December 10, 2013Assignee: Vishay-SiliconixInventor: Kyle Terrill