Capping Layer Patents (Class 438/902)
-
Patent number: 6153542Abstract: In a method of manufacturing a semiconductor device, a first plasma insulating film having a thickness of 0.1 .mu.m or more is formed on the semiconductor substrate with lower-surface wirings thereon. The semiconductor substrate is moved into a pressure-reduced CVD device, and then an SiH.sub.4 gas and H.sub.2 O.sub.2 are supplied into the pressure-reduced CVD device to react them to each other in a vacuum of 650 Pa or less within the temperature range of -10.degree. C. to +10.degree. C. to form a reflow SiO.sub.2 film having a thickness of 0.4 .mu.m to 1.4 .mu.m on the semiconductor substrate. The semiconductor substrate is put in a vacuum of 6.5 pascal for 30 seconds or more. Thereafter, the semiconductor substrate is put at a high temperature of 300.degree. C. to 450.degree. C. for 120 to 600 seconds. A second plasma insulating film having a thickness of 0.3 .mu.m or more and serving as a cap film is formed on the semiconductor substrate.Type: GrantFiled: May 23, 1997Date of Patent: November 28, 2000Assignee: Kabushiki Kaisha ToshibaInventor: Kazuyuki Yahiro
-
Patent number: 6114186Abstract: An improved method is provided for integrating HSQ into integrated circuit structures and processes, especially those requiring multiple levels of interconnect lines. In a preferred embodiment, interconnect lines 14 are first patterned and etched on a substrate 10. A low-k material such as hydrogen silsesquioxane (HSQ) 18 is spun across the surface of the wafer to fill areas between interconnect lines. A capping layer such as SiO.sub.2 20 is applied to on top of the low-k material. The HSQ is then heated to cure. A thick SiO.sub.2 planarization layer 22 may then be applied and planarized. In other embodiments, the HSQ and SiO.sub.2 process steps can be repeated for multiple layers of HSQ.Type: GrantFiled: July 11, 1997Date of Patent: September 5, 2000Assignee: Texas Instruments IncorporatedInventors: Shin-Puu Jeng, Kelly J. Taylor, Amitava Chatterjee
-
Patent number: 6100184Abstract: A technique for fabricating a dual damascene interconnect structure using a low dielectric constant material as a dielectric layer or layers. A low dielectric constant (low-.di-elect cons.) dielectric material is used to form an inter-level dielectric (ILD) layer between metallization layers and in which via and trench openings are formed in the low-.di-elect cons. ILD. The dual damascene technique allows for both the via and trench openings to be filled at the same time.Type: GrantFiled: August 20, 1997Date of Patent: August 8, 2000Assignees: Sematech, Inc., Lucent Technologies Inc.Inventors: Bin Zhao, Prahalad K. Vasudev, Ronald S. Horwath, Thomas E. Seidel, Peter M. Zeitzoff
-
Patent number: 6093643Abstract: An electrically conductive apparatus includes, a) an electrically non-conducting substrate, the substrate having a base surface and an adjacent elevated surface, the elevated surface being spaced from the base surface by a first distance thereby defining a step having a step wall; b) a capping layer of first electrically conductive material coating the elevated surface only portions of the step wall, the capping layer having outer top and outer side portions; and c) a conductive trace of second electrically conductive material which is different from the first electrically conductive material; the conductive trace overlying the substrate, portions of the step wall not covered by the capping layer, and the outer side portions of the capping layer. Methods are disclosed for producing such a construction, for forming an electrically conductive projection outwardly extending from a substrate, and for providing an electrical interconnection between adjacent different elevation areas on a substrate.Type: GrantFiled: October 22, 1998Date of Patent: July 25, 2000Assignee: Micron Technology, Inc.Inventor: Salman Akram
-
Patent number: 6083817Abstract: A substantially inert capping layer of tungsten nitride is deposited on cobalt layers prior to silicidation, thereby avoiding any substantial interaction with cobalt. The tungsten nitride capping layer also functions as a diffusion barrier preventing oxygen from reaching the silicidation area. The resulting cobalt silicides layer exhibit lower resistivity than those formed employing a titanium capping layer. Embodiments include rapid thermal annealing to initially form a layer of cobalt monosilicide consuming a portion of the cobalt layer, removing the tungsten nitride and unreacted cobalt layer, and rapid thermal annealing again to convert the cobalt monosilicide layer to a low resistivity layer of cobalt disilicide.Type: GrantFiled: June 2, 1999Date of Patent: July 4, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Takeshi Nogami, Robert Chen, Guarionex Morales
-
Patent number: 6060343Abstract: An integrated circuit including a fabricated die having a cyanate ester buffer coating material thereon. The cyanate ester buffer coating material includes one or more openings for access to the die. A package device may be connected to the die bond pads through such openings. Further, an integrated circuit device is provided that includes a fabricated wafer including a plurality of integrated circuits fabricated thereon. The fabricated wafer has an upper surface with a cyanate ester buffer coating material cured on the upper surface of the fabricated integrated circuit device. Further, a method of producing an integrated circuit device includes providing a fabricated wafer including a plurality of integrated circuits and applying a cyanate ester coating material on a surface of the fabricated wafer. The application of cyanate ester coating material may include spinning the cyanate ester coating material on the surface of the fabricated wafer to form a buffer coat.Type: GrantFiled: February 25, 1999Date of Patent: May 9, 2000Assignee: Micron Technology, Inc.Inventors: J. Mike Brooks, Jerrold L. King, Kevin Schofield
-
Patent number: 6054376Abstract: A method of sealing a substrate, comprising the steps of depositing a first amount of a first material, having a first dielectric constant, on the substrate to cover a bond pad and a metal line on the substrate and fill a gap between the metal line and the bond pad.Type: GrantFiled: December 31, 1997Date of Patent: April 25, 2000Assignee: Intel CorporationInventor: Sridhar Balakrishnan
-
Patent number: 6007624Abstract: A method for controlling the autodoping during epitaxial silicon deposition. First, the substrate (10) is cleaned to remove any native oxide. After being cleaned, the substrate (10) is transferred to the deposition chamber in an inert or vacuum atmosphere to inhibit the growth of a native oxide on the surface of the wafers. A lower temperature (i.e., 500-850.degree. C.) capping layer (14) is deposited to prevent autodoping. Then, the temperature is increased to the desired deposition temperature and the remainder of the epitaxial layer (18) is deposited.Type: GrantFiled: August 30, 1996Date of Patent: December 28, 1999Assignee: Texas Instruments IncorporatedInventor: Rick L. Wise
-
Patent number: 5970370Abstract: An improved process for manufacturing cobalt silicide layers uses two capping layers. A first capping layer of titanium nitride prevents the formation of a cobalt/titanium intermetallic. A subsequently formed titanium metallic layer getters impurities from outgassing and the ambient preventing corruption of the cobalt layer. Two rapid thermal annealing steps convert the cobalt at the cobalt/silicon intermetallic into highly conductive cobalt disilicide. The cobalt silicide does not suffer from linewidth dependent increases in resistivity. Therefore, the cobalt disilicide formed by the present method is useful for semiconductor devices with linewidths and feature sizes less than 0.20 .mu.m. The process has wide applicability and may be used to fabricate local circuit interconnects, floating gates, double polysilicon stacked floating gates as well as other uses.Type: GrantFiled: December 8, 1998Date of Patent: October 19, 1999Assignee: Advanced Micro DevicesInventors: Paul R. Besser, Robin W. Cheung, Robert Chen
-
Patent number: 5945348Abstract: A region is formed in a semiconductor substrate and extends beyond the substrate surface. First and second interconnects each having a predetermined thickness and a surface approximately parallel to the substrate surface are formed on the region. The first and second interconnects define a trench therebetween. A third interconnect is formed on the substrate. The thicknesses of the first and second interconnects are reduced a first amount to improve the aspect ratio of the trench, to improve the cross-sectional profile of the trench, or both. The thickness of the third strip is reduced a second amount. The second amount may be smaller than the first amount.Type: GrantFiled: April 4, 1996Date of Patent: August 31, 1999Assignee: Micron Technology, Inc.Inventors: Guy Blalock, Scott Meikle, Sung Kim, Kirk Prall
-
Patent number: 5932484Abstract: A thin film semiconductor device comprising a thin film transistor (TFT) having a thin film semiconductor on an insulation substrate to define an element region, and a hygroscopic interlayer dielectric which covers the element. A hydrogenation treatment which comprises the interlayer dielectric provided thereon a cap film for blocking hydrogen diffusion, so that water entrapped by the interlayer dielectric may be decomposed to generate hydrogen which is allowed to diffuse into the thin film transistor provided on the side opposite to that of the cap film.Type: GrantFiled: October 15, 1997Date of Patent: August 3, 1999Assignee: Sony CorporationInventors: Toshihiko Iwanaga, Masumitsu Ino, Kikuo Kaise, Takenobu Urazono, Hiroyuki Ikeda
-
Patent number: 5891800Abstract: An improved method for depositing a flow fill layer of an integrated circuit. Two flowlayers and two cap layers are deposited. The wafer is warmed between the deposition of the first cap layer and the deposition of the second flowlayer, to evaporate water from the first flowlayer. Preferably, each of the cap layers is deposited in two separate steps of plasma enhanced chemical vapor deposition, to inhibit crack formation in the flowlayers. Most preferably, after the depositions of each flowlayer, the flowlayer is planarized by flowing H.sub.2 O.sub.2 thereupon.Type: GrantFiled: May 28, 1997Date of Patent: April 6, 1999Assignee: Tower Semiconductor Ltd.Inventors: Coren Ben-Guigui, Jeff Levy, Zmira Lavie
-
Patent number: 5868862Abstract: A method of removing inorganic contamination (contamination 104 of FIGS. 2a-2b) from a layer (layer 102) overlying a substrate (substrate 100), the method comprising the steps of: removing the layer overlying the substrate with at least one removal agent; reacting the inorganic contamination with at least one conversion agent, thereby converting the inorganic contamination; removing the converted inorganic contamination by subjecting it to at least one solvent agent, the solvent agent included in a first supercritical fluid; and wherein the converted inorganic contamination is more highly soluble in the solvent agent than the inorganic contamination.Type: GrantFiled: July 31, 1997Date of Patent: February 9, 1999Assignee: Texas Instruments IncorporatedInventors: Monte A. Douglas, Allen C. Templeton
-
Patent number: 5858880Abstract: In a method of treating a semi-conductor wafer a short-chain polymer is deposited on the wafer to planarise surface features on the wafer and a diffusion layer is deposited on the surface of the polymer layer to allow moisture to be released from the polymer at a controlled rate.Type: GrantFiled: January 5, 1996Date of Patent: January 12, 1999Assignee: Trikon Equipment LimitedInventors: Christopher David Dobson, Adrian Kiermasz
-
Patent number: 5849630Abstract: A dependable ohmic contact with consistently low specific contact resistance (<1.times.10.sub.-6 .OMEGA.-cm.sup.2) to n-type GaAs (10) is produced by a three or four step procedure. The procedure, which is employed following implantation to form doped regions in the GaAs substrate for contacting thereto, comprises: (a) adsorbing or reacting sulfur or a sulfur-containing compound (26) with the GaAs surface (10') at locations where the contact metal (28) is to be deposited; (b) forming a metal contact layer (28) on the treated portions of the GaAs surface; (c) optionally forming a protective layer (30) over the metal contact; and (d) heating the assembly (metal and substrate) to form the final ohmic contact. The surface treatment provides a lower specific contact resistance of the ohmic contact. Elimination of gold in the ohmic contact further improves the contact, since intermetallic compounds formed between gold and aluminum interconnects ("purple plague") are avoided.Type: GrantFiled: April 28, 1992Date of Patent: December 15, 1998Assignee: Vitesse Semiconductor CorporationInventor: David A. Johnson
-
Patent number: 5849633Abstract: An electrically conductive apparatus includes a) an electrically non-conducting substrate, the substrate having a base surface and an adjacent elevated surface, the elevated surface being spaced from the base surface by a first distance thereby defining a step having a step wall; b) a capping layer of first electrically conductive material coating the elevated surface only portions of the step wall, the capping layer having outer top and outer side portions; and c) a conductive trace of second electrically conductive material which is different from the first electrically conductive material; the conductive trace overlying the substrate, portions of the step wall not covered by the capping layer, and the outer side portions of the capping layer. Methods are disclosed for producing such a construction, for forming an electrically conductive projection outwardly extending from a substrate, and for providing an electrical interconnection between adjacent different elevation areas on a substrate.Type: GrantFiled: April 30, 1997Date of Patent: December 15, 1998Assignee: Micron Technology, Inc.Inventor: Salman Akram
-
Patent number: 5795821Abstract: A method for improved adhesion between dielectric material layers at their interface during the manufacture of a semiconductor device, comprising operations for forming a first layer (1) of a dielectric material, specifically silicon oxynitride or silicon nitride, on a circuit structure (7) defined on a substrate of a semiconductor material (6) and subsequently forming a second layer (3) of dielectric material (silicon oxynitride or silicon nitride particularly) overlying the first layer (1). Between the first dielectric material layer and the second, a thin oxide layer (2), silicon dioxide in the preferred embodiment, is formed in contact therewith. This interposed oxide (2) serves an adhesion layer function between two superimposed layers (1,3).Type: GrantFiled: November 18, 1996Date of Patent: August 18, 1998Assignee: SGS-Thomson Microelectronics, S.r.l.Inventors: Maurizio Bacchetta, Laura Bacci, Luca Zanotti
-
Patent number: 5773347Abstract: A method of manufacturing a field effect transistor can prevent increase of a sheet resistance of a metal silicide layer formed on a gate electrode. In this method of manufacturing the field effect transistor, gate electrode protective layers are formed on the gate electrodes. Using the gate electrode layers as a mask, impurity is ion-implanted into a semiconductor substrate to form source/drain regions. Thereby, the ion implantation for forming the source/drain regions can be performed without ion-implanting the impurity into top surfaces of the gate electrodes. As a result, increase of a sheet resistance of the metal silicide layer, which is formed on the top surfaces of the gate electrodes, is prevented. The use of rotary implantation and of gate protective layer including a silicon oxide film and an etching stopper layer formed on the oxide film is also disclosed.Type: GrantFiled: February 14, 1996Date of Patent: June 30, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Masatoshi Kimura, Takio Ohno
-
Patent number: 5656546Abstract: A self-aligned TiN/TiSi.sub.2 formation using N.sub.2.sup.+ implantation during a two-step annealing Ti-salicidation process is provided. The leakage currents of n.sup.+ /p junction diodes fabricated using this technology were measured to investigate the phenomena of Al spiking into Si-substrate. The measured reverse-bias leakage current of diode per unit junction area with Al/TiN/TiSi.sub.2 contact is 1.2 nA/cm.sup.2 at -5 Volts, which is less than all of reported data. Also it can sustain the annealing process for 30 min at 500.degree. C. Thus, TiN formed with this technology process provides an effective barrier layer between TiSi.sub.2 and Al for submicron CMOS technology applications.Type: GrantFiled: August 28, 1995Date of Patent: August 12, 1997Assignee: Taiwan Semiconductor Manufacturing Company LtdInventors: Chii-Wen Chen, Mong-Song Liang