Making Oxide-nitride-oxide Device Patents (Class 438/954)
-
Patent number: 7202128Abstract: A method of forming a memory device includes forming a memory stack on a substrate. The memory stack includes an alumina layer acting as an intergate dielectric layer. A transistor is formed on the substrate in an area separate from the memory stack. The transistor is formed to include thin gate oxide via a dry oxidation technique and a gate layer on the thin gate oxide. The thin gate oxide is formed without subjecting the thin gate oxide to thermal annealing with N2O.Type: GrantFiled: June 24, 2005Date of Patent: April 10, 2007Assignees: Spansion LLC, Advanced Micro Devices, Inc.Inventors: Takashi Whitney Orimoto, Harpreet K. Sachar
-
Patent number: 7199007Abstract: A method is provided for forming a non-volatile memory device. The method includes forming a stacked structure including a tunnel oxide layer, a floating gate, a thin oxide layer, and a control gate on a semiconductor substrate. Etching is used to define the sidewalls of the stacked structure. Dopants are implanted into exposed areas of the substrate to form source and drain regions within the substrate adjacent to the stacked structure. A liner dielectric layer is formed on the sidewalls of the stacked structure to patch the etching damage. Thereafter, a nitride barrier layer is formed on the liner dielectric layer, and an oxide spacer is formed on the nitride barrier layer. The nitride barrier layer can trap negative charge and thus act as a relatively high barrier at the tunneling oxide edge. Therefore, the threshold voltage difference between the initial erase of the memory device and the erase after many cycles is reduced.Type: GrantFiled: March 22, 2004Date of Patent: April 3, 2007Assignee: Macronix International Co., Ltd.Inventors: Uway Tseng, Wenpin Lu, Chun-Lien Su
-
Patent number: 7192894Abstract: A silicon nitride layer (110) is formed over a transistor gate (40) and source and drain regions (70). The as-formed silicon nitride layer (110) comprises a first tensile stress and a high hydrogen concentration. The as-formed silicon nitride layer (110) is thermally annealed converting the first tensile stress into a second tensile stress that is larger than the first tensile stress. Following the thermal anneal, the hydrogen concentration in the silicon nitride layer (110) is greater than 12 atomic percent.Type: GrantFiled: April 28, 2004Date of Patent: March 20, 2007Assignee: Texas Instruments IncorporatedInventors: Haowen Bu, Rajesh Khamankar, Douglas T. Grider
-
Patent number: 7183143Abstract: A method for forming a nitrided tunnel oxide layer is described. A silicon oxide layer as a tunnel oxide layer is formed on a semiconductor substrate, and a plasma nitridation process is performed to implant nitrogen atoms into the silicon oxide layer. A thermal drive-in process is then performed to diffuse the implanted nitrogen atoms across the silicon oxide layer.Type: GrantFiled: October 27, 2003Date of Patent: February 27, 2007Assignee: Macronix International Co., Ltd.Inventor: Tzu-Yu Wang
-
Patent number: 7183158Abstract: A method of fabricating a nonvolatile memory is provided. The method includes forming a bottom dielectric layer, a charge trapping layer, a top dielectric layer and a conductive layer on the substrate sequentially. Portions of conductive layer, top dielectric layer, charge trapping layer and bottom dielectric layer are removed to form several trenches. An insulation layer is formed in the trenches to form a plurality of isolation structures. A plurality of word lines are formed on the conductive layer and the isolation structures. By using the word lines as a mask, portions of bottom dielectric layer, charge trapping layer, top dielectric layer, conductive layer and isolation structures are removed to form a plurality of devices. The bottom oxide layer has different thickness on the substrate so that these devices can be provided with different performance. These devices serve as memory cells with different character or devices in periphery region.Type: GrantFiled: June 8, 2005Date of Patent: February 27, 2007Assignee: Powerchip Semiconductor Corp.Inventors: Chien-Lung Chu, Jen-Chi Chuang
-
Patent number: 7179709Abstract: in methods of fabricating a non-volatile memory device having a local silicon-oxide-nitride-oxide-silicon (SONOS) gate structure, a semiconductor substrate having a cell transistor area, a high voltage transistor area, and a low voltage transistor area, is prepared. At least one memory storage pattern defining a cell gate insulating area on the semiconductor substrate within the cell transistor area is formed. An oxidation barrier layer is formed on the semiconductor substrate within the cell gate insulating area. A lower gate insulating layer is formed on the semiconductor substrate within the high voltage transistor area. A conformal upper insulating layer is formed on the memory storage pattern, the oxidation barrier layer, and the lower gate insulating layer. A low voltage gate insulating layer having a thickness which is less than a combined thickness of the upper insulating layer and the lower gate insulating layer is formed on the semiconductor substrate within the low voltage transistor area.Type: GrantFiled: June 7, 2005Date of Patent: February 20, 2007Assignee: Samsung Electronics, Co., Ltd.Inventors: Sang-Su Kim, Geum-Jong Bae, In-Wook Cho, Jin-Hee Kim
-
Patent number: 7172940Abstract: A method of fabricating a non-volatile memory based on SONOS is disclosed. By masking the peripheral circuit area with a reverse ONO photoresist layer, the residual ONO layer that is not covered by a gate within the memory array area is etched away to expose the substrate. After the etching of the ONO layer, a channel adjustment doping is carried out subsequently using the reverse ONO photoresist layer as an implant mask, thereby forming lightly doped regions next to the gate within the memory array area. Finally, the reverse ONO photoresist layer is then stripped.Type: GrantFiled: September 15, 2005Date of Patent: February 6, 2007Assignee: eMemory Technology Inc.Inventors: Hsin-Ming Chen, Hai-Ming Lee, Shih-Jye Shen, Ching-Hsiang Hsu
-
Patent number: 7166185Abstract: The silicon oxide film (106) and silicon nitride film (107) are formed by microwave plasma processing with a radial line slot antenna.Type: GrantFiled: August 29, 2002Date of Patent: January 23, 2007Assignee: Tokyo Electron LimitedInventors: Shigemi Murakawa, Toshikazu Kumai, Toshio Nakanishi
-
Patent number: 7163860Abstract: The present invention, in one embodiment, relates to a process for fabricating a charge trapping dielectric flash memory device including steps of providing a semiconductor substrate having formed thereon a gate stack comprising a charge trapping dielectric charge storage layer and a control gate electrode overlying the charge trapping dielectric charge storage layer; forming an oxide layer over at least the gate stack; and depositing a spacer layer over the gate stack, wherein the depositing step deposits a spacer material having a reduced hydrogen content relative to a hydrogen content of a conventional spacer material.Type: GrantFiled: May 6, 2003Date of Patent: January 16, 2007Assignee: Spansion LLCInventors: Tazrien Kamal, Yun Wu, Mark Ramsbey, Jean Yee-Mei Yang, Arvind Halliyal, Rinji Sugino, Hidehiko Shiraiwa, Fred T K Cheung
-
Patent number: 7154142Abstract: A non-volatile memory device having a substrate, an n type well, a p type well, a control gate, a composite dielectric layer, a source region and a drain region is provided. A trench is formed in the substrate. The n type well is formed in the substrate. The p type well is formed in the substrate above the n type well. The junction of p type well and the n type well is higher than the bottom of the trench. The control gate which protruding the surface of substrate is formed on the sidewalls of the trench. The composite dielectric layer is formed between the control gate and the substrate. The composite dielectric layer includes a charge-trapping layer. The source region and the drain region are formed in the substrate of the bottom of the trench respectively next to the sides of the control gate.Type: GrantFiled: June 21, 2005Date of Patent: December 26, 2006Assignee: Powerchip Semiconductor Corp.Inventors: Wei-Zhe Wong, Ching-Sung Yang, Chih-Chen Cho
-
Patent number: 7144774Abstract: A method of fabricating a non-volatile memory includes providing a substrate having a composite dielectric layer, a sacrificial layer and a mask layer sequentially formed thereon. The mask layer is patterned to form a plurality of first openings for exposing a portion of the sacrificial layer. The sacrificial layer exposed by the first openings is removed and a plurality of first gates is formed in the first openings. The mask layer is further removed to form a plurality of second openings between the first gates. An insulating layer is formed on the tops and sidewalls of the first gates. A portion of the sacrificial layer exposed by the second openings is removed and a plurality of second gates is formed in the second openings. The second gates and the first gates embody a memory cell column. Source/region regions are formed in the substrate beside the memory cell column.Type: GrantFiled: August 29, 2005Date of Patent: December 5, 2006Assignee: Powerchip Semiconductor Corp.Inventors: Houng-Chi Wei, Saysamone Pittikoun
-
Patent number: 7118967Abstract: A method of protecting a charge trapping dielectric flash memory cell from UV-induced charging, including fabricating a charge trapping dielectric flash memory cell including a charge trapping dielectric charge storage layer in a semiconductor device; and during processing steps subsequent to formation of the charge trapping dielectric charge storage layer, protecting the charge trapping dielectric flash memory cell from exposure to a level of UV radiation sufficient to deposit a non-erasable charge in the charge trapping dielectric flash memory cell. In one embodiment, the step of protecting is carried out by selecting processes in BEOL fabrication which do not include use, generation or exposure of the semiconductor device to a level of UV radiation sufficient to deposit the non-erasable charge.Type: GrantFiled: February 19, 2003Date of Patent: October 10, 2006Assignee: Spansion, LLCInventors: Minh V. Ngo, Ning Cheng, Jeff P. Erhardt, Clarence B. Ferguson, Cyrus Tabery, John Caffall, Tyagamohan Gottipati, Dawn Hopper
-
Patent number: 7109084Abstract: A flash memory device and a method for fabricating the same is disclosed that reduces or prevents mis-operation and improves integration, which includes a semiconductor substrate having a field region and an active region; a device isolation layer on the field region including a conductive (e.g., polysilicon) layer and an insulating layer thereon; a sidewall spacer at sides of the device isolation layer; an ONO layer on the active region; a gate electrode on the ONO layer; source and drain regions at sides of the gate electrode in the active region; a passivation layer on the semiconductor substrate, having a contact hole in the drain region; and a drain electrode in the contact hole, connected with the drain region.Type: GrantFiled: May 3, 2005Date of Patent: September 19, 2006Assignee: Dongbu Electronics Co., Ltd.Inventor: Sang Bum Lee
-
Patent number: 7102192Abstract: A semiconductor nonvolatile memory cell array includes a plurality of semiconductor nonvolatile memory cells. Each memory cell has a control electrode (30); a pair of impurity diffusion regions (21, 22) to provide first and second main electrodes; a pair of variable resistance sections (24, 26); and a pair of charge storage sections (50, 52). The array has a word line (33) electrically connected to the control electrodes of the semiconductor nonvolatile memory cells and bit lines provided perpendicular to the word line and composed of the impurity diffusion regions; and layer insulation layers (57, 58) provided between the charge storage sections and the word line.Type: GrantFiled: February 24, 2005Date of Patent: September 5, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Takashi Ono
-
Patent number: 7098147Abstract: After a lower silicon oxide film is formed on a silicon region, a silicon film is formed on the lower silicon oxide film by, for example, a thermal CVD method. Subsequently, the silicon film is completely nitrided by a plasma nitriding method to be replaced by a silicon nitride film. Subsequently, a surface layer of the silicon nitride film is oxidized by a plasma oxidizing method to be replaced by an upper silicon oxide film. An ONO film as a multilayered insulating film composed of the lower silicon oxide film, the silicon nitride film, and the upper silicon oxide film is formed.Type: GrantFiled: August 20, 2003Date of Patent: August 29, 2006Assignee: Fujitsu Amd Semiconductor LimitedInventors: Hiroyuki Nansei, Manabu Nakamura, Kentaro Sera, Masahiko Higashi, Yukihiro Utsuno, Hideo Takagi, Tatsuya Kajita
-
Patent number: 7098107Abstract: A method for protecting a non-volatile memory device, the method including forming a non-volatile memory device including a polycide structure formed over a non-conducting charge trapping layer, and forming a protective layer over at least a portion of the polycide structure, the protective layer being adapted to absorb electromagnetic wave energy having a wavelength shorter than visible light. A device constructed in accordance with the method is also disclosed.Type: GrantFiled: November 19, 2001Date of Patent: August 29, 2006Assignee: Saifun Semiconductor Ltd.Inventors: Ilan Bloom, Boaz Ettan
-
Patent number: 7091088Abstract: A method of protecting a charge trapping dielectric flash memory cell from UV-induced charging, including fabricating a charge trapping dielectric flash memory cell in a semiconductor device; depositing over the charge trapping dielectric flash memory cell at least one UV-protective layer; forming at least one layer over the at least one UV-protective layer; and etching the at least one layer to form an opening therein with an etchant species selective to stop on a layer below the at least one UV-protective layer, wherein the UV-protective layer comprises a substantially UV-opaque material.Type: GrantFiled: June 3, 2004Date of Patent: August 15, 2006Assignee: Spansion LLCInventors: Ning Cheng, Clarence B. Ferguson, Emmanuil H. Lingunis, Minh Van Ngo, Joerg Reiss, Jean Y. Yang, Jeffrey A. Shields, Cyrus Tabery
-
Patent number: 7091551Abstract: A four-bit FinFET memory cell, method of fabricating four-bit FinFET memory cell and an NVRAM formed of four-bit FINFET memory cells. The four-bit memory cell including two charge storage regions in opposite ends of a dielectric layer on a first sidewall of a fin of a FinFET and two additional charge storage regions in opposite ends of a dielectric layer on a second sidewall of the fin of the FinFET, the first and second sidewalls being opposite one another.Type: GrantFiled: April 13, 2005Date of Patent: August 15, 2006Assignee: International Business Machines CorporationInventors: Brent A. Anderson, William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7087487Abstract: A method, for fabricating a semiconductor device including a memory region and a logic circuit region including a periphery circuit, includes: forming sidewall-like control gates on both side surfaces of a first conductive layer at least in a memory region with an ONO film interposed therebetween, respectively; patterning a first conductive layer in a logic circuit region and thereby forming a gate electrode of a MOS transistor; forming a second insulating layer above the control gates; applying anisotropic etching to the second insulating layer, and thereby at least partially exposing the control gates; and on the exposed surfaces of the control gates, forming a silicide layer.Type: GrantFiled: March 3, 2003Date of Patent: August 8, 2006Assignee: Seiko Epson CorporationInventor: Katsumi Mori
-
Patent number: 7084454Abstract: A nonvolatile integrated semiconductor memory has an arrangement of layers with a tunnel barrier layer and a charge-storing level. The charge-storing level has a dielectric material which stores scattered in charge carriers in a spatially fixed position. The tunnel barrier layer has a material through which high-energy charge carriers can tunnel. At least one interface surface of the charge-storing level has a greater microscopic roughness than the interface surface of the tunnel barrier layer, which is remote from the charge-storing level. The charge-storing level has a greater layer thickness in first regions than in second regions. This produces a relatively identical distribution and localization of positive and negative charge carriers in the lateral direction. The charge carriers which are scattered into the charge-storing level, therefore, recombine completely, so that the risk of unforeseen data loss during long-term operation of nonvolatile memories is reduced.Type: GrantFiled: September 28, 2004Date of Patent: August 1, 2006Assignee: Infineon Technologies AGInventors: Cay-Uwe Pinnow, Martin Gutsche, Harald Seidl, Thomas Happ
-
Patent number: 7074677Abstract: A manufacturing method for a Flash memory includes depositing a first dielectric layer on a semiconductor substrate. A low hydrogen charge-trapping dielectric layer is deposited followed by a second dielectric layer. First and second bitlines are implanted and a wordline layer is deposited.Type: GrantFiled: November 29, 2002Date of Patent: July 11, 2006Assignee: FASL LLCInventors: Arvind Halliyal, Minh Van Ngo, Hidehiko Shiraiwa, Rinji Sugino
-
Patent number: 7067434Abstract: The present invention pertains to forming a transistor in the absence of hydrogen, or in the presence of a significantly reduced amount of hydrogen. In this manner, a high-k material can be utilized to form a gate dielectric layer in the transistor and facilitate device scaling while mitigating defects that can be introduced into the high-k material by the presence of hydrogen and/or hydrogen containing compounds.Type: GrantFiled: December 22, 2003Date of Patent: June 27, 2006Assignee: Texas Instruments IncorporatedInventors: Luigi Colombo, James J. Chambers, Mark R. Visokay
-
Patent number: 7060594Abstract: A method for manufacturing a charge storage stack including a bottom dielectric layer, a charge trapping structure on the bottom dielectric layer, and a top dielectric layer, each comprising silicon oxynitride, are formed using reactant gases that comprise hydrogen, where the hydrogen comprises at least 90 percent deuterium isotope. The bottom dielectric layer, charge trapping structure, and top dielectric layer each have respective relative concentrations of oxygen and nitrogen. The relative concentration of nitrogen in the charge trapping structure is high enough for the material to act as a charge trapping structure with an energy gap that is lower than the energy gaps in the bottom dielectric layer and the top dielectric layer. The presence of oxygen in the charge trapping structure reduces the number of available dangling bonding sites, and thereby reduces the number of hydrogen inclusions in the structure.Type: GrantFiled: October 19, 2004Date of Patent: June 13, 2006Assignee: Macronix International Co., Ltd.Inventor: Szu-Yu Wang
-
Patent number: 7060563Abstract: A local SONOS structure having a two-piece gate and a self-aligned ONO structure includes: a substrate; an ONO structure on the substrate; a first gate layer on and aligned with the ONO structure; a gate insulator on the substrate aside the ONO structure; and a second gate layer on the first gate layer and on the gate insulator. The first and second gate layers are electrically connected together. Together, the ONO structure and first and second gate layers define at least a 1-bit local SONOS structure. A corresponding method of manufacture includes: providing a substrate; forming an ONO structure on the substrate; forming a first gate layer on and aligned with the ONO structure; forming a gate insulator on the substrate aside the ONO structure; forming a second gate layer on the first gate layer and on the gate insulator; and electrically connecting the first and second gate layers.Type: GrantFiled: September 30, 2004Date of Patent: June 13, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Geum-Jong Bae, Nae-In Lee, Sang Su Kim, Ki Chul Kim, Jin-Hee Kim, In-Wook Cho, Sung-Ho Kim, Kwang-Wook Koh
-
Patent number: 7053446Abstract: A memory includes a semiconductor substrate and a charge-trapping dielectric layer. First and second bitlines are implanted and a wordline layer is deposited and formed. A doped wordline spacer layer is deposited and a doped wordline spacer is formed adjacent to the wordline.Type: GrantFiled: June 8, 2004Date of Patent: May 30, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Kashmir S. Sahota, Tazrien Kamal, Mark T. Ramsbey
-
Patent number: 7049195Abstract: The present disclosure is directed to a non-volatile memory device having a SONOS structure and a method of fabricating the same, wherein the non-volatile memory device having the SONOS structure is fabricated using a simple and lower cost method by greatly reducing the number of the photo engraving process.Type: GrantFiled: December 30, 2003Date of Patent: May 23, 2006Assignee: DongbuAnam Semiconductor Inc.Inventor: Kwan-Ju Koh
-
Patent number: 7033957Abstract: Process for reducing charge leakage in a SONOS flash memory device, including in one embodiment, forming a bottom oxide layer of an ONO structure on the semiconductor substrate to form an oxide/silicon interface having a first oxygen content adjacent the oxide/silicon interface; treating the bottom oxide layer to increase the first oxygen content to a second oxygen content adjacent the oxide/silicon interface; and depositing a nitride charge-storage layer on the bottom oxide layer. In another embodiment, process for reducing charge leakage in a SONOS flash memory device, including forming a bottom oxide layer of an ONO structure on a surface of the semiconductor substrate having an oxide/silicon interface with a super-stoichiometric oxygen content adjacent the oxide/silicon interface; and depositing a nitride charge-storage layer on the bottom oxide layer.Type: GrantFiled: February 5, 2003Date of Patent: April 25, 2006Assignee: FASL, LLCInventors: Hidehiko Shiraiwa, Tazrien Kamal, Mark Ramsbey, Inkuk Kang, Jaeyong Park, Rinji Sugino, Jean Y. Yang, Fred T K Cheung, Arvind Halliyal, Amir H. Jafarpour
-
Patent number: 7033890Abstract: An ONO formation method comprises the following procedures. First, a bottom oxide layer is formed on a silicon substrate, and then a silicon-rich nitride layer is deposited on the bottom oxide layer. Then, an oxidation process is performed to react with silicon atoms in the silicon-rich nitride layer, so as to form a top oxide layer. Alternatively, the silicon-rich layer can be replaced with a combination of a nitride layer and a polysilicon layer. The oxidation process can consume the polysilicon layer into the top oxide layer, and proper oxygen is introduced into the nitride layer.Type: GrantFiled: May 27, 2005Date of Patent: April 25, 2006Assignee: Skymedi CorporationInventor: Fuja Shone
-
Patent number: 7029976Abstract: A method of manufacturing a charge storage layer for a SONOS memory device. A feature of the embodiment is the first gate layer is formed over the charge storing layer (ONO) before the charge storing layer is patterned. The first gate layer protects the charge storing layer (ONO) from various etches used in the process to pattern the various gate dielectric layers on other regions of substrate.Type: GrantFiled: January 21, 2005Date of Patent: April 18, 2006Assignee: Chartered Semiconductor Manufacturing. LTDInventors: Sripad Sheshagiri Nagarad, Dong Kyun Sohn, Yoke Leng Louis Lim, Siow Lee Chwa, Hsiang Fang Lim
-
Patent number: 7026220Abstract: The method aims at improving the charge confinement of the memory layer at the edges facing the regions of buried bitlines. After the deposition of the memory layer between confinement layers and the implantation of dopants for bitlines and source/drain regions, an oxidation of semiconductor material to form upper bitline isolation regions takes place. By this method, additional oxide regions are produced at the edges of the memory layer in the same oxidation step. Either a silicon layer may be deposited and reduced to sidewall spacers, which are subsequently oxidized; or recesses are etched into the memory layer and subsequently filled with semiconductor oxide.Type: GrantFiled: December 7, 2004Date of Patent: April 11, 2006Assignee: Infineon Technologies AGInventors: Georg Tempel, Elard Stein von Kamienski, Stephan Riedel, Veronika Polei, Roland Haberkern, Roman Knoefler
-
Patent number: 7018896Abstract: A method of protecting a SONOS flash memory cell from UV-induced charging, including fabricating a SONOS flash memory cell in a semiconductor device; and depositing over the SONOS flash memory cell at least one UV-protective layer, the UV-protective layer including a substantially UV-opaque material. In one embodiment, the device includes a substantially UV-opaque sub-layer of a contact cap layer or a substantially UV-opaque contact cap layer.Type: GrantFiled: April 5, 2004Date of Patent: March 28, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Minh V. Ngo, Tazrien Kamal, Mark T. Ramsbey, Arvind Halliyal, Jaeyong Park, Ning Cheng, Jeff P. Erhardt, Clarence B. Ferguson, Jeffrey A. Shields, Angela T. Hui, Robert A. Huertas, Tyagamohan Gottipati
-
Patent number: 7008845Abstract: A dielectric insulating composite for insulating a floating gate from a control gate in a non-volatile memory is described. A material, such as an undoped polysilicon, amorphous silicon, or amorphous polysilicon or a silicon rich nitride, is inserted in the gate structure. The oxide film that results from the oxidation of these films is relatively free from impurities. As a result, charge leakage between the floating gate and control gate is reduced.Type: GrantFiled: May 10, 2004Date of Patent: March 7, 2006Assignee: Micron Technology, Inc.Inventors: Michael Nuttall, Garry A. Mercaldi
-
Patent number: 6998309Abstract: A method of manufacturing a non-volatile semiconductor memory device begins by forming a dielectric layer pattern having an ONO composition on a substrate. A polysilicon layer is formed on the substrate including over the dielectric layer pattern. The polysilicon layer is patterned to form a split polysilicon layer pattern that exposes part of the dielectric layer pattern. The exposed dielectric layer is etched, and then impurities are implanted into portions of the substrate using the split polysilicon layer pattern as a mask to thereby form a source region having a vertical profile in the substrate.Type: GrantFiled: February 24, 2004Date of Patent: February 14, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: In-Wook Cho, Nae-In Lee, Kwang-Wook Koh, Geum-Jong Bae, Sang-Su Kim, Jin-Hee Kim, Sung-Ho Kim, Ki-Chul Kim
-
Patent number: 6989305Abstract: A method of manufacturing a semiconductor device including a memory region in which non-volatile memory devices are arranged in a matrix form of a plurality of rows and a plurality of columns to form a memory cell array, the method including the steps of: forming a gate insulation layer, a conductive layer that will form a word gate, and a stopper layer above a semiconductor layer; forming a first insulation layer over the entire surface of the memory region; forming a first control gate in the form of a side wall on each of both side surfaces of the word gate, with the first insulation layer interposed with respect to the semiconductor layer; etching the surface of the first control gate; using that first control gate as a mask to remove part of the first insulation layer, thus forming a second insulation layer; forming a third conductive layer over the entire surface of the memory region; and forming a second control gate on the side surface of the first control gate, with the second insulation layer interpType: GrantFiled: August 8, 2003Date of Patent: January 24, 2006Assignee: Seiko Epson CorporationInventor: Susumu Inoue
-
Patent number: 6987048Abstract: A memory device and a method of fabrication are provided. The memory device includes a semiconductor substrate, a bottom dielectric, a charge storing layer, and a top dielectric in a stacked gate configuration. Silicided buried bitlines, which function as a source and a drain, are formed within the substrate. The silicided bitlines have a reduced resistance, which greatly reduces the number of bitline contacts necessary in an array of memory devices.Type: GrantFiled: August 6, 2003Date of Patent: January 17, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Ning Cheng, Hiroyuki Kinoshita, Jeff P. Erhardt, Mark T. Ramsbey, Cyrus Tabery, Jean Yee-Mei Yang
-
Patent number: 6964930Abstract: In fabricating a dielectric layer, a semiconductor substrate which has been washed is provided. A first nitride film is formed by loading the substrate in a first furnace and subjecting the substrate to a first nitride treatment. A first oxide film is formed by unloading the substrate having the first nitride film out of the first furnace and subjecting the substrate to a first nitride treatment by introducing air while the substrate is unloaded. A second nitride film is formed by loading the substrate having the first oxide film in a second furnace and subjecting the substrate to a second nitride treatment. A second oxide film is formed by subjecting the top surface of the second nitride film to a second oxide treatment.Type: GrantFiled: December 18, 2003Date of Patent: November 15, 2005Assignee: Hynix Semiconductor Inc.Inventors: Dong Su Park, Tae Hyeok Lee, Chang Rock Song, Cheol Hwan Park
-
Patent number: 6960505Abstract: A memory layer intended for trapping charge carriers over a source region and a drain region is interrupted over the channel so that a diffusion of the charge carriers, which are trapped over the source region and over the drain region, is prevented. The memory layer is limited to regions over the parts of the source region and of the drain region facing the channel and is embedded all around in oxide.Type: GrantFiled: November 12, 2003Date of Patent: November 1, 2005Assignee: Infineon Technologies AGInventors: Franz Hofmann, Josef Willer
-
Patent number: 6953697Abstract: The present invention is generally directed to an advanced process control of the manufacture of memory devices, and a system for accomplishing same. In one illustrative embodiment, the method comprises performing at least one process operation to form at least one layer of an oxide-nitride-oxide stack of a memory cell, the stack being comprised of a first layer of oxide positioned above a first layer of polysilicon, a layer of silicon nitride positioned above the first layer of oxide, and a second layer of oxide positioned above the layer of silicon nitride. The method further comprises measuring at least one characteristic of at least one of the first layer of polysilicon, the first oxide layer, the layer of silicon nitride, and the second layer of oxide and adjusting at least one parameter of at least one process operation used to form at least one of the first oxide layer, the layer of silicon nitride and the second oxide layer if the measured at least one characteristic is not within acceptable limits.Type: GrantFiled: October 22, 2002Date of Patent: October 11, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Howard E. Castle, Robert J. Chong, Brian K. Cusson, Eric O. Green
-
Patent number: 6949433Abstract: The present invention, in one embodiment, relates to a process for fabricating a semiconductor device that is resistant to hot carrier induced stress. The method includes the steps of forming an oxide layer on a semiconductor substrate, the oxide layer and the semiconductor substrate forming a substrate-oxide interface, in which the interface includes at least one of silicon-hydrogen bonds or dangling silicon bonds; and exposing the interface to ultraviolet radiation and an atmosphere comprising at least one gas having at least atom capable of forming a silicon-atom bond under conditions sufficient to convert at least a portion of the at least one of silicon-hydrogen bonds or dangling silicon bonds to silicon-atom bonds.Type: GrantFiled: February 7, 2003Date of Patent: September 27, 2005Assignee: FASL LLCInventors: Shiraiwa Hidehiko, Arvind Halliyal, Jaeyong Park
-
Patent number: 6946349Abstract: A method for integrating a SONOS device with an improved top oxide with SiO2 gate oxides of different thickness is described. In a first embodiment during ISSG oxidation to form the SiO2 gate oxides, a thin sacrificial silicon nitride layer is used over the top oxide of the ONO to minimize loss and to control the top oxide thickness. In a second embodiment the top oxide layer for the SONOS device is formed by depositing an NO stack. During ISSG oxidation to form the SiO2 gate oxides a portion of the Si3N4 in the NO stack is converted to SiO2 to form the top oxide with improved thickness control.Type: GrantFiled: August 9, 2004Date of Patent: September 20, 2005Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Jae Gon Lee, Hwa Weng Koh, Elgin Quek, Dong Kyun Sohn
-
Patent number: 6908828Abstract: Processes that may be used in producing electronic, optoelectronic, or optical components may be provided. The processes may involve preparing a reusable donor wafer for donating a thin layer of semiconductor material by assembling a donor layer of a semiconductor material having a thickness of plural thin layers onto a support layer of. The semiconductor material for the support layer may be selected to be less precious or to have a lower quality than the donor layer. The support layer may have sufficient mechanical characteristics for supporting the donor layer during desired semiconductor processing treatments.Type: GrantFiled: July 12, 2004Date of Patent: June 21, 2005Assignee: S.O.I. TEC Silicon on Insulator Technologies S.A.Inventors: Fabrice Letertre, Thibaut Maurice
-
Patent number: 6893988Abstract: To manufacture a non-volatile memory, an oxide film is deposited on a substrate, a flash device area and a logic gate area are removed and a tunnel oxide layer is stacked on an opened surface of the substrate. A first polysilicon is stacked over the resultant structure, a polish is carried out and the oxide film is removed. An LDD is formed in an upper portion of the substrate excepting an area occupied by the tunnel oxide layer, a sidewall is deposited on a side of the first polysilicon, a drain and a source are generated beneath the LDD excepting an area contacted to the sidewall and a TEOS is stacked on the resultant structure excepting the flash device area. An ONO layer is deposited over the resultant structure, a second polysilicon is stacked over the ONO layer, a polish is carried out and the TEOS is removed.Type: GrantFiled: January 22, 2004Date of Patent: May 17, 2005Assignee: ANAM Semiconductor, Inc.Inventor: Kwan Ju Koh
-
Patent number: 6885060Abstract: A non-volatile semiconductor memory device comprising a first conductive semiconductor having steps on a surface thereof, a second conductive semiconductor region formed on an upper portion and a bottom portion of each of the steps and being separated in a direction perpendicular to the main surface of the first conductive semiconductor to function as a source or a drain, a gate dielectric film containing therein charge storage means which is spatially discrete and being formed on the first conductive semiconductor so as to coat at least a sidewall of each of the steps, and a gate electrode formed on the gate dielectric film. Accordingly, there are provided a non-volatile semiconductor memory device which suffers almost no deterioration in the properties and can perform the operation of recording of 2 bits per unit memory device even when the size of the semiconductor memory device in the semiconductor substrate is scaled down, and a process for fabricating the non-volatile semiconductor memory device.Type: GrantFiled: March 19, 2002Date of Patent: April 26, 2005Assignee: Sony CorporationInventors: Kazumasa Nomoto, Toshio Kobayashi
-
Patent number: 6881619Abstract: A method for fabricating a non-volatile memory is provided. A stacked structure including a tunneling layer, a trapping layer, a barrier layer, and a control gate is formed on a substrate. A source region and a drain region are formed beside the stacked structure in the substrate. A silicon oxide spacer is formed on the sidewalls of the stacked structure. An ultraviolet-resistant lining layer is formed on the surfaces of the substrate and the stacked structure to prevent the ultraviolet light from penetrating into the trapping layer. A dielectric layer is formed on the ultraviolet-resistant lining layer. A contact being electrically connected to the control gate is formed in the dielectric layer. A conducting line electrically connected to the contact is formed on the dielectric layer. A lost-surface-charge lining layer is formed on the surfaces of the dielectric layer and the conducting line to reduce the antenna effect.Type: GrantFiled: January 6, 2004Date of Patent: April 19, 2005Assignee: Macronix International Co.Inventors: Ming-Tung Lee, Chao-Ching Lin
-
Patent number: 6869843Abstract: A disclosed method for forming a non-volatile memory cell includes forming a component stack including an electron trapping layer on a substrate surface. A dielectric layer is formed over the component stack, and a portion is removed such that a remainder of the dielectric layer exists substantially along sidewalls of the component stack. An oxide layer is formed over a bit line in the substrate adjacent to the component stack, and an electrically conductive layer is formed over the component stack and the oxide layer. A described non-volatile memory cell includes a component stack on a substrate surface, the component stack including an electron trapping layer. Multiple dielectric spacers are positioned along sidewalls of the component stack. An oxide layer is positioned over a bit line in the substrate adjacent to the component stack, and an electrically conductive layer is positioned over the component stack and the oxide layer.Type: GrantFiled: June 27, 2003Date of Patent: March 22, 2005Assignee: Macronix International Co., Ltd.Inventors: Fu-Shiung Hsu, Chen-Chin Liu
-
Patent number: 6867466Abstract: A memory device with an improved passivation structure. The memory device includes a semiconductor substrate with memory units thereon, an interconnect structure over the surface of the semiconductor substrate to connect with the memory units, and a passivation structure over the surface of the interconnect structure. The passivation structure comprises a dielectric layer over the surface of the interconnect structure and a silicon-oxy-nitride (SiOxNy) layer over the surface of the dielectric layer.Type: GrantFiled: September 13, 2002Date of Patent: March 15, 2005Assignee: Macronix International Co., Ltd.Inventors: Hung-Yu Chiu, U-Way Tseng, Wen-Pin Lu, Cheng-Chen Huseh, Pei-Ren Jeng, Fu-Hsiang Hsu
-
Publication number: 20040241948Abstract: A method of fabricating a stacked gate dielectric layer. First, a semiconductor substrate having a native oxide thereon is provided. Next, a first gas containing hydrogen is introduced on the semiconductor substrate. A nitride is deposited on the native oxide. A second gas containing nitrous oxide is introduced on the semiconductor substrate. A third gas containing nitrogen oxide is introduced on the semiconductor substrate. Finally, an annealing treatment is performed.Type: ApplicationFiled: May 29, 2003Publication date: December 2, 2004Inventors: Chun-Feng Nieh, Hsien-Wei Chen, Fung-Hsu Cheng, Zhen-Long Chen, Shun-Tien Chou
-
Patent number: 6818567Abstract: The whole areas of both surfaces (10a and 10b) of a silicon wafer (10) are covered by silicon nitride films (13, 14) respectively through the intermediary of pad oxide films (11 and 12), and the pad oxide film (11) and the silicon nitride film (13) on the front surface (10a) of the wafer are patterned in desired regions and therefore the front surface (10a) is partially exposed. On the other hand, the pad oxide film (12) and the silicon nitride film (14) on the reverse surface (10b) of the wafer are removed, so the whole area of the reverse surface (10b) is exposed. By simultaneously oxidizing the regions exposed partially on the front surface (10a) of the wafer and the whole area of the reverse surface (10b) of the wafer, silicon dioxide films (15 and 16) are grown on those areas of the wafer.Type: GrantFiled: January 3, 2002Date of Patent: November 16, 2004Assignee: Oki Electric Industry Co., Ltd.Inventor: Yoshirou Tsurugida
-
Patent number: 6815764Abstract: A local SONOS structure having a two-piece gate and a self-aligned ONO structure includes: a substrate; an ONO structure on the substrate; a first gate layer on and aligned with the ONO structure; a gate insulator on the substrate aside the ONO structure; and a second gate layer on the first gate layer and on the gate insulator. The first and second gate layers are electrically connected together. Together, the ONO structure and first and second gate layers define at least a 1-bit local SONOS structure. A corresponding method of manufacture includes: providing a substrate; forming an ONO structure on the substrate; forming a first gate layer on and aligned with the ONO structure; forming a gate insulator on the substrate aside the ONO structure; forming a second gate layer on the first gate layer and on the gate insulator; and electrically connecting the first and second gate layers.Type: GrantFiled: March 17, 2003Date of Patent: November 9, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Geum-Jong Bae, Nae-In Lee, Sang Su Kim, Ki Chul Kim, Jin-Hee Kim, In-Wook Cho, Sung-Ho Kim, Kwang-Wook Koh
-
Patent number: 6812097Abstract: A method is provided for manufacturing a MONOS type non-volatile memory device. The method comprises the following steps: a step of pattering a stopper layer and a first conductive layer; a step of forming an ONO film composed of a first silicon oxide layer, a silicon nitride layer and a second silicon oxide layer above a semiconductor substrate and on both sides of the first conductive layer; a step of forming a second conductive layer above the ONO film 220; a step of anisotropically etching the second conductive layer, and then isotropically etching the same, thereby forming control gates in the form of sidewalls through the ONO films on both side surfaces of the first conductive layer; and a step of patterning the first conductive layer to form a word gate.Type: GrantFiled: February 10, 2003Date of Patent: November 2, 2004Assignee: Seiko Epson CorporationInventor: Takumi Shibata