Centralized Bus Arbitration Patents (Class 710/113)
-
Patent number: 9262447Abstract: A set of ID for data of an existing tool is created as a parameter. A bulk access template that acquires a plurality of data is prepared. Access is provided to an existing tool path through the bulk access template. The bulk access template is prepared for each type of data that is acquired. The template is instantiated based on the URI that is requested. Entries that correspond to the operating table are filled in by executing the bulk access template that was created. When an RDF expression is requested for the URI of the template that is the same as one previously accessed, the entries would already be in the operating table, so that the RDF expression can be generated without accessing the existing tool.Type: GrantFiled: March 26, 2013Date of Patent: February 16, 2016Assignee: International Business Machines CorporationInventors: Shunichi Amano, Hisashi Miyashita, Hiroaki Nakamura, Hideki Tai
-
Patent number: 9256217Abstract: An apparatus and method for adapting to changes in the control topology of a cooperative control system including a plurality of controllers are disclosed. The method is implemented by an actuator or sensor, and includes the steps of selecting one of the controllers as the master controller for one or more state variables of an actuator or sensor, detecting a change in the control topology of the cooperative control system, and reselecting a master controller for the one or more state variables responsive to the change in the control topology.Type: GrantFiled: March 13, 2012Date of Patent: February 9, 2016Assignee: SCHNEIDER ELECTRIC USA, INC.Inventors: Rodney B. Washington, Pierre Colle
-
Patent number: 9170967Abstract: A method for transmitting logical information from a transmitter to a receiver via a single line, the receiver being connected to the transmitter by the line, the receiver placing a first signal on the line and the first signal being made up of alternating recessive and dominant levels, the transmitter placing a second signal on the line and the second signal being superposed on the line by the transmitter at least in the segments in which the first signal has a recessive level, the second signal being made up of a sequence of recessive and dominant levels, and the receiver determining from the second signal the logical information that is to be received.Type: GrantFiled: February 8, 2011Date of Patent: October 27, 2015Assignee: ROBERT BOSCH GMBHInventors: Rasmus Rettig, Franziska Kalb
-
Patent number: 9137335Abstract: M-PHY communications are provided over a mass storage-based interface. Related connectors, systems, and methods are also disclosed. In particular, embodiments of the present disclosure take the M-PHY standard compliant signals and direct them through a memory card compliant connector so as to allow two M-PHY standard compliant devices having memory card based connectors to communicate.Type: GrantFiled: May 2, 2014Date of Patent: September 15, 2015Assignee: QUALCOMM IncorporatedInventors: Yuval Corey Hershko, Yoram Rimoni
-
Patent number: 9077997Abstract: A graphics display system integrated circuit is used in a set-top box for controlling a television display. The graphics display system processes analog video input, digital video input, and graphics input. The system incorporates a unified memory architecture that is shared by the graphics system, a CPU, and other peripherals. The unified memory architecture uses real time scheduling to service tasks. Critical instant analysis is used to find a schedule for memory usage that does not affect memory requirements of real time tasks while at the same time servicing non-real-time tasks as needed.Type: GrantFiled: January 22, 2004Date of Patent: July 7, 2015Assignee: BROADCOM CORPORATIONInventors: Alexander G. MacInnis, Chengfuh Jeffrey Tang, Xiaodong Xie, James T. Patterson, Greg A. Kranawetter
-
Patent number: 9069665Abstract: A computer-implemented system and method for the definition, creation, management, transmission, and monitoring of errors in a SOA environment.Type: GrantFiled: March 25, 2013Date of Patent: June 30, 2015Assignee: eBay Inc.Inventors: Ronald Francis Murphy, Sastry K. Malladi, Weian Deng, Abhinav Kumar, Bhaven Avalani, Arun Raj Mony
-
Patent number: 9058294Abstract: A programmable logic controller of the invention comprises: a CPU unit; various kinds of units controlled by the CPU unit and coupled via common connectors, that is, input/output units, an end cover, a branch unit and an extension unit; an internal bus provided extending through the CPU unit and the various kinds of units to connect the CPU unit and the various kinds of units; and a bus I/F provided in each of the various kinds of units in common and holding anomaly detection data for detecting an anomaly in the internal bus. The CPU unit checks the anomaly detection data read out from the bus I/F of each of the various kinds of units, thereby to detect an anomaly place in the internal bus.Type: GrantFiled: March 22, 2011Date of Patent: June 16, 2015Assignee: Mitsubishi Electric CorporationInventor: Takumi Kono
-
Patent number: 9055511Abstract: Provisioning and access control for communication nodes involves assigning identifiers to sets of nodes where the identifiers may be used to control access to restricted access nodes that provide certain services only to certain defined sets of nodes. In some aspects provisioning a node may involve providing a unique identifier for sets of one or more nodes such as restricted access points and access terminals that are authorized to receive service from the restricted access points. Access control may be provided by operation of a restricted access point and/or a network node. In some aspects, provisioning a node involves providing a preferred roaming list for the node. In some aspects, a node may be provisioned with a preferred roaming list through the use of a bootstrap beacon.Type: GrantFiled: October 6, 2008Date of Patent: June 9, 2015Assignee: QUALCOMM IncorporatedInventors: Rajarshi Gupta, Anand Palanigounder, Fatih Ulupinar, Gavin B. Horn, Parag A. Agashe, Jen Mei Chen, Manoj M. Deshpande, Srinivasan Balasubramanian, Sanjiv Nanda, Osok Song
-
Publication number: 20150149675Abstract: A memory controller has a request holding unit holding a write request and a read request; a transmission unit transmitting any one of the write request and the read request to a memory through a transmission bus; a reception unit receiving read data corresponding to the read request through a reception bus; and a request arbitration unit performing: a first processing of transmitting the write request before the read request, when a first reception time is not later than a second reception time, and a second processing of transmitting the read request before the write request, when the first reception time is later than the second reception time. The first reception time is when reception of the read data is started when the write request is transmitted first, and the second reception time is when the reception of the read data is started when the read request is transmitted first.Type: ApplicationFiled: November 17, 2014Publication date: May 28, 2015Inventors: Yuta Toyoda, Koji HOSOE, AKIO TOKOYODA, Masatoshi Aihara, Makoto SUGA
-
Patent number: 8990465Abstract: The presence of devices attached to a bus are detected by a controller of a bus transmitting a signal on a channel of the bus, to cause each device to hold the channel to a first logical state for a duration of time that is unique to each device. The device that holds the channel to the first logical state for the longest duration of time is detected. Detected devices remain idle while undetected devices repeat holding the channel to the first logical state for the duration of time, until detected. All devices are detected when the channel returns to a second logical state.Type: GrantFiled: December 9, 2012Date of Patent: March 24, 2015Assignee: Lenovo Enterprise Solutions (Singapore) Pte. Ltd.Inventors: Michael DeCesaris, John A. Henise, IV, Luke D. Remis, Gregory D. Sellman
-
Patent number: 8984194Abstract: The present invention discloses an arbitration mechanism for controlling access of a plurality of nodes external to a shared resource, to which accesses by the number of nodes must be restricted, is applicable to any shared source in a computer or computer-controlled system. The present design delivers the following advantageous features. It provides localized arbitration to obtain resource access and localized self-management of resource mastery; eliminates resource seizure locally; it allows equal access to the share resource, encapsulate all four above features with the same circuit/protocol.Type: GrantFiled: December 15, 2011Date of Patent: March 17, 2015Assignee: Numia Medical Technology LLCInventors: Duane E. Allen, James Jay Allen
-
Publication number: 20150052272Abstract: A work order is generated. The work order comprises a first work order step specifying that a port of a first network element is to be connected to a port of a second network element using a cable. The first and second network elements are configured to detect when connections are made at the specified ports of the first network element and the second network element. A management system is configured to update information it maintains to indicate that there is a connection between the specified port of the first network element and the specified port of the second network element if connections made at the specified ports of the first and second network elements are detected during a period in which the first work order step of the first work order is expected to be performed. A similar technique can be used for disconnecting a cable.Type: ApplicationFiled: August 13, 2014Publication date: February 19, 2015Inventors: Gene Malone, Andrew P. Roberts, Peter Smith, Eric W. Sybesma
-
Patent number: 8930602Abstract: In one embodiment, the present invention includes a method for receiving requests from requestors in an arbiter, detecting that none of the requestors have a qualified request for at least one cycle of an arbitration round, and preventing a grant count reload of grant counters associated with the when at least one of the requestors has available grants for the arbitration round. Other embodiments are described and claimed.Type: GrantFiled: August 31, 2011Date of Patent: January 6, 2015Assignee: Intel CorporationInventors: Kie Woon Lim, E-Liang Chew, Khee Wooi Lee, Darren L. Abramson
-
Patent number: 8930601Abstract: A transaction routing device (e.g. an interconnect) for routing transactions in an integrated circuit includes arbitration circuitry for performing arbitration between a plurality of candidate transactions using attribute values associated with the candidate transactions. Candidate transactions are selected for routing to a destination device in dependence on the arbitration. In a cycle in which a new candidate transaction is received, the arbitration is performed using a default attribute value as the attribute value for the new transaction. Meanwhile, the actual attribute value is stored to an attribute storage unit. In a following processing cycle, if the new candidate transaction has not yet been selected for muting, then the arbitration is performed using the actual attribute value stored in the storage unit.Type: GrantFiled: February 27, 2012Date of Patent: January 6, 2015Assignee: ARM LimitedInventor: Arthur Laughton
-
Publication number: 20150006776Abstract: A particular message is received at a first ring stop connected to a first ring of a mesh interconnect including a plurality of rings oriented in a first direction and a plurality of rings oriented in a second direction substantially orthogonal to the first direction. The particular message is injected on a second ring of the mesh interconnect. The first ring is oriented in the first direction, the second ring is oriented in the second direction, and the particular message is to be forwarded on the second ring to another ring stop of a destination component connected to the second ring.Type: ApplicationFiled: June 29, 2013Publication date: January 1, 2015Inventors: Yen-Cheng Liu, Jason W. Horihan, Krishnakumar Ganapathy, Umit Y. Ogras, Allen W. Chu, Ganapati N. Srinivasa
-
Patent number: 8909288Abstract: A multimode communication integrated circuit comprising baseband processing circuitry with a shared radio interface. Various aspects of the present invention may comprise a processor module adapted to perform various processing (e.g., baseband processing) in support of multimode communications. A first radio module may be communicatively coupled to the processor module through a common communication interface. A second radio module may also be communicatively coupled to the processor module through the common communication interface. The common communication interface may, for example, be adapted to communicate information over a communication bus that is shared between the processor module and a plurality of radio modules (e.g., the first and second radio modules).Type: GrantFiled: September 11, 2013Date of Patent: December 9, 2014Assignee: Broadcom CorporationInventor: Jeyhan Karaoguz
-
Patent number: 8898359Abstract: Method, circuit, and system for performing an operation for regulating bandwidth, the operation comprising receiving at a memory, debug data packets and functional data packets for transmittal on a shared bus. The operation then transmits, via the shared bus, the functional data packets and one or more of the debug data packets according to a predefined ratio of debug data packets to functional data packets. The operation then drops one or more of the received debug data packets at the memory, and maintains a count of the one or more dropped debug data packets. The operation then updates the predefined ratio based on the count, and uses the updated predefined ratio to transmit the functional data packets and one or more of the debug data packets.Type: GrantFiled: February 26, 2013Date of Patent: November 25, 2014Assignee: International Business Machines CorporationInventors: Ronald E. Freking, Elizabeth A. McGlone, Daniel R. Spach, Curtis C. Wollbrink
-
Patent number: 8868801Abstract: A novel and efficient method is described that creates a monolithic high capacity Packet Engine (PE) by connecting N lower capacity Packet Engines (PEs) via a novel Chip-to-Chip (C2C) interface. The C2C interface is used to perform functions, such as memory bit slicing and to communicate shared information, and enqueue/dequeue operations between individual PEs.Type: GrantFiled: October 10, 2013Date of Patent: October 21, 2014Assignee: Altera European Trading Company LimitedInventor: Hartvig Ekner
-
Patent number: 8843681Abstract: Method, system, bus arbitration device for accessing a memory are described. According to one embodiment, priorities of N function modules accessing the memory are compared to obtain location information of a function module with the highest priority. A bus of the function modules accessing the memory is switched to the function module with the highest priority by performing logic operation on the location information and bus information of each function module. Further, a bus arbitration device including a priority arbitration unit and a bus switching unit is described.Type: GrantFiled: September 12, 2011Date of Patent: September 23, 2014Assignee: Wuxi Vimicro CorporationInventor: Chuan Lin
-
Publication number: 20140281084Abstract: Embodiments include a method for bypassing data in an active memory device. The method includes a requestor determining a number of transfers to a grantor that have not been communicated to the grantor, requesting to the interconnect network that the bypass path be used for the transfers based on the number of transfers meeting a threshold and communicating the transfers via the bypass path to the grantor based on the request, the interconnect network granting control of the grantor in response to the request. The method also includes the interconnect network requesting control of the grantor based on an event and communicating delayed transfers via the interconnect network from other requestors, the delayed transfers being delayed due to the grantor being previously controlled by the requestor, the communicating based on the control of the grantor being changed back to the interconnect network.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Bruce M. Fleischer, Thomas W. Fox, Hans M. Jacobson, Ravi Nair, Martin Ohmacht, Krishnan Sugavanam
-
Patent number: 8838862Abstract: A data transfer device controls data transfer performed through a bus capable of separately processing a request and a response. The data transfer device include a plurality of access control units that produce a data transfer process according to the request; and an arbitration unit that performs arbitration between the requests issued by the plurality of access control units so as to determine a request to be accepted among those requests. The arbitration unit sets an arbitration prohibited period in which the arbitration is prohibited for a designated period and accepts only the request issued by a designated access control unit among the plurality of access control units during the arbitration prohibited period.Type: GrantFiled: August 17, 2011Date of Patent: September 16, 2014Assignee: Ricoh Company, LimitedInventor: Fumihiro Sasaki
-
Publication number: 20140258579Abstract: A multiple port host communicates with multiple tape drives by requesting information associated with a particular tape. Information of availability status of a plurality of host ports is provided. Traversing all host initiator ports finds a host port with no or the least traffic load for a tape reservation request. A host port's traffic load calculation uses instant and the updated historical traffic as primary and secondary factors. Every host port's traffic load is updated for every read/write command, and is used for path selection of reservation requests. The instant load is relatively sensitive but will be zero under light load. The historical load is aware of the light load though it is not sensitive enough when a burst I/O occurs. With the traffic load calculated from instant and historical loads, the distribution of tape tasks is spread evenly among host initiator ports under light load and burst I/O scenarios.Type: ApplicationFiled: May 20, 2014Publication date: September 11, 2014Applicant: Oracle International CorporationInventors: Charles Baker, Miaohui Zhang, Xiao Li
-
Publication number: 20140258577Abstract: A network element (NE) comprising a processor configured to receive a resource request via a Peripheral Component Interconnect (PCI) Express (PCI-e) network from a first device, wherein the first device is external to the NE, and query an access control list to determine whether the first device has permission to access a resource. The disclosure also includes an apparatus comprising a memory comprising instructions, and a processor configured to execute the instructions by allocating a resource of a shared device for use by an external device over a PCI-e network by updating a resource allocation table.Type: ApplicationFiled: March 11, 2013Publication date: September 11, 2014Applicant: FUTUREWEI TECHNOLOGIES, INC.Inventors: Norbert Egi, Raju Joshi, Guangyu Shi
-
Publication number: 20140258578Abstract: In one embodiment, the present invention includes a method for receiving a request for a transaction from a first agent in a fabric and obtaining an address, a requester identifier, a tag, and a traffic class of the transaction, and determining a channel of a target agent to receive the transaction based on at least two of the address, the requester identifier, the tag, and the traffic class. Based on this channel determination, the transaction can be sent to the channel of the target agent. Other embodiments are described and claimed.Type: ApplicationFiled: March 13, 2014Publication date: September 11, 2014Inventors: Sridhar Lakshmanamurthy, Mikal C. Hunsaker, Michael T. Klinglesmith, Blaise Fanning, Eran Tamari, Joseph Murray, Rohit R. Verma
-
Publication number: 20140229645Abstract: An apparatus includes multiple data sources and arbitration circuitry. The data sources are configured to send to a common destination data items and respective arbitration requests, such that the data items are sent to the destination regardless of receiving any indication that the data items were served to the destination in response to the respective arbitration requests. The arbitration circuitry is configured to receive and buffer the data items, to perform arbitration on the buffered data items responsively to the arbitration requests, and to serve the buffered data items to the destination in accordance with the arbitration.Type: ApplicationFiled: February 10, 2013Publication date: August 14, 2014Applicant: Mellanox Technologies Ltd.Inventors: Freddy Gabbay, Amiad Marelli, Alon Webman, Zachy Haramaty
-
Patent number: 8799699Abstract: Each of a plurality of master devices outputs a speed grade signal indicating a data transfer speed with a data transfer request. An arbiter arbitrates transfer requests and speed grade signals from the plurality of master devices. A clock enable generation circuit generates a clock enable signal with a varying ratio of a valid level according to the speed grade signal arbitrated by the arbiter. A slave device operates upon receiving a clock signal when the clock enable signal is at the valid level, and transfers data according to the transfer request arbitrated by the arbiter. Accordingly, the frequency of the clock signal which causes the slave device to operate may be changed for each transfer request, and a fine control of the power of the slave device may be easily performed. As a result, power consumption of the data processing system may be finely controlled.Type: GrantFiled: March 7, 2011Date of Patent: August 5, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Akinori Hashimoto
-
Publication number: 20140173148Abstract: A starvation control engine operable to monitor data transactions within a computer system potentially prevents or corrects starvation issues. The starvation control engine is programmed to generate one or more bubbles in a data path based on one or more trigger events. The trigger events or the criteria underlying the trigger events may be programmed or changed by at least one of a user or the starvation control engine. The starvation control engine determines when, for how long, and how often to generate the one or more bubbles based on the type of event.Type: ApplicationFiled: December 14, 2012Publication date: June 19, 2014Applicant: NVIDIA CORPORATIONInventors: Dennis Kd Ma, Utpal Barman
-
Patent number: 8756356Abstract: Provided is an arbitration circuit included in a host controller that can be connected to a plurality of external devices via a plurality of pipe control circuits. The arbitration circuit includes an available state information storage unit that stores available state information. The available state information indicates an available state of the plurality of pipe control circuits and is updated by the pipe control circuit by a unit of data transfer of a predetermined communication size. The arbitration circuit further includes an arbitration unit that refers to the available state information storage unit, selects the arbitrary pipe control circuit from the available pipe control circuit, and allocates the selected pipe control circuit to the external device, while updating the available state information storage unit.Type: GrantFiled: March 29, 2013Date of Patent: June 17, 2014Assignee: Renesas Electronics CorporationInventor: Kunihiro Kondo
-
Publication number: 20140164660Abstract: The presence of devices attached to a bus are detected by a controller of a bus transmitting a signal on a channel of the bus, to cause each device to hold the channel to a first logical state for a duration of time that is unique to each device. The device that holds the channel to the first logical state for the longest duration of time is detected. Detected devices remain idle while undetected devices repeat holding the channel to the first logical state for the duration of time, until detected. All devices are detected when the channel returns to a second logical state.Type: ApplicationFiled: December 9, 2012Publication date: June 12, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael DeCesaris, John A. Henise, IV, Luke D. Remis, Gregory D. Sellman
-
Patent number: 8751718Abstract: Apparatus and associated methods for a simplified multi-client initiator/target within a SAS device. Features and aspects hereof provide a simplified initiator/target component to enable cost reduction and simplification of SAS devices requiring only limited initiator/target functionality. In one embodiment, a SAS expander may incorporate simplified SSP/STP/SMP initiator/target features and aspects hereof to permit simple management of devices coupled to the expander or coupled downstream through other expanders. The simplified multi-client initiator/target suffices for simple management functions while reducing cost and complexity of the SAS expander. Features and aspects hereof may be implemented with shared circuits for each of multiple client protocols coupled with firmware operable in a general or special purpose processor embedded in the SAS device.Type: GrantFiled: March 13, 2006Date of Patent: June 10, 2014Assignee: LSI CorporationInventors: Patrick R. Bashford, Timothy E. Hoglund
-
Publication number: 20140149620Abstract: In one embodiment, the present invention includes a method for selecting a requester to service during an arbitration round, and updating counters associated with the selected requester including a command unit counter and a data unit counter, determining if the counters are in compliance with corresponding threshold values, and if so granting a transaction for the selected requester, and otherwise denying the transaction. Other embodiments are described and claimed.Type: ApplicationFiled: January 31, 2014Publication date: May 29, 2014Inventor: Siaw Kang Lai
-
Patent number: 8732367Abstract: A bus host controller and a method thereof are provided. If a terminal device coupled to the bus is a non-periodic device, the bus host controller places a higher priority on data packet transferring request than start-of-frame (SOF) packet transferring request.Type: GrantFiled: January 18, 2012Date of Patent: May 20, 2014Assignee: Asmedia Technology Inc.Inventors: Ching-Chih Lin, Pao-Shun Tseng, Wen-Hung Peng
-
Publication number: 20140136743Abstract: A data processing device includes a master arbitrating unit assigning information to a command sent from a selected bus master, a data buffer, a write command buffer, a read command buffer, a write data reception completion notification control unit issuing a signal indicating that storing of write data is complete, and a command order determining unit selecting whichever of a first command and a second command coming earlier in an order identified with the information, the first information being information for which the completion is indicated by the signal and a second command being a read command.Type: ApplicationFiled: January 17, 2014Publication date: May 15, 2014Applicant: PANASONIC CORPORATIONInventor: Takashi YAMAMOTO
-
Publication number: 20140129750Abstract: In a bus control system for a semiconductor circuit, data is transmitted between first and second nodes over a network of buses. The bus controller is connected directly to the first node and includes: a route load detector which detects loads on routes that form at least one of a group of forward routes leading from the first to the second node and a group of backward routes leading from the second to the first node; a candidate route extraction circuit which extracts a candidate route from the group of routes so that loads on the routes that form the group become uniform; a route determining circuit which determines the route to transmit the data based on the candidate route and a predetermined selection rule; and a data communication circuit which transmits the data between the first and second nodes based on header information including route information indicating the route.Type: ApplicationFiled: January 15, 2014Publication date: May 8, 2014Applicant: Panasonic CorporationInventors: Tomoki ISHII, Takao YAMAGUCHI, Atsushi YOSHIDA, Satoru TOKUTSU, Yuuki SOGA
-
Patent number: 8713234Abstract: In one embodiment, the present invention includes a method for receiving a request for a transaction from a first agent in a fabric and obtaining an address, a requester identifier, a tag, and a traffic class of the transaction, and determining a channel of a target agent to receive the transaction based on at least two of the address, the requester identifier, the tag, and the traffic class. Based on this channel determination, the transaction can be sent to the channel of the target agent. Other embodiments are described and claimed.Type: GrantFiled: September 29, 2011Date of Patent: April 29, 2014Assignee: Intel CorporationInventors: Sridhar Lakshmanamurthy, Mikal C. Hunsaker, Michael T. Klinglesmith, Blaise Fanning, Eran Tamari, Joseph Murray, Rohit R. Verma
-
Publication number: 20140115278Abstract: According to one example embodiment, an arbiter is disclosed to mediate memory access requests from a plurality of processing elements. If two or more processing elements try to access data within the same word in a single memory bank, the arbiter permits some or all of the processing elements to access the word. If two or more processing elements try to access different data words in the same memory bank, the lowest-ordered processing element is granted access and the others are stalled.Type: ApplicationFiled: September 3, 2013Publication date: April 24, 2014Applicant: ANALOG DEVICES, INC.Inventors: John L. Redford, Boris Lerner
-
Patent number: 8706938Abstract: Method, circuit, and system for performing an operation for regulating bandwidth, the operation comprising receiving at a memory, debug data packets and functional data packets for transmittal on a shared bus. The operation then transmits, via the shared bus, the functional data packets and one or more of the debug data packets according to a predefined ratio of debug data packets to functional data packets. The operation then drops one or more of the received debug data packets at the memory, and maintains a count of the one or more dropped debug data packets. The operation then updates the predefined ratio based on the count, and uses the updated predefined ratio to transmit the functional data packets and one or more of the debug data packets.Type: GrantFiled: June 20, 2012Date of Patent: April 22, 2014Assignee: International Business Machines CorporationInventors: Ronald E. Freking, Elizabeth A. McGlone, Daniel R. Spach, Curtis C. Wollbrink
-
Patent number: 8694705Abstract: To improve processing performance of an information processing device as a whole by controlling priority in units of processes. There are provided a bus for data transfer and a plurality of function modules each having a processing function performing processing in units of processes and capable of issuing a data transfer request for the bus. Further, there is provided a process identification information holding unit capable of holding process identification information set for each of the processes in association with the function module performing processing of the process. Furthermore, there is provided a bus arbiter determining a priority order of processing for each piece of the corresponding process identification information for each data transfer request from the function module and arbitrating contention of data transfer requests for the bus according to the priority order. Processing performance is improved by performing priority order control in units of processes.Type: GrantFiled: June 27, 2011Date of Patent: April 8, 2014Assignee: Renesas Electronics CorporationInventors: Hirotaka Hara, Tatsuya Kamei, Takahiro Irita
-
Patent number: 8683102Abstract: It may be difficult to give bus right to a bus master that cannot output a bus request signal when a bus arbitration apparatus is ready to grant bus permission precisely in a ratio of a preset number of times of the bus acquisition. The bus arbitration apparatus operates to wait until bus request signals of bus masters that have not performed transfers of the preset number of times of the bus acquisition are output while a bus slave operates.Type: GrantFiled: September 15, 2011Date of Patent: March 25, 2014Assignee: Canon Kabushiki KaishaInventor: Makoto Fujiwara
-
Patent number: 8667197Abstract: In one embodiment, the present invention includes a method for selecting a requester to service during an arbitration round, and updating counters associated with the selected requester including a command unit counter and a data unit counter, determining if the counters are in compliance with corresponding threshold values, and if so granting a transaction for the selected requester, and otherwise denying the transaction. Other embodiments are described and claimed.Type: GrantFiled: September 8, 2010Date of Patent: March 4, 2014Assignee: Intel CorporationInventor: Siaw Kang Lai
-
Patent number: 8649286Abstract: In an embodiment, one or more fabric control circuits may be inserted in a communication fabric to control various aspects of the communications by components in the system. The fabric control circuits may be included on the interface of the components to the communication fabric, in some embodiments. In other embodiments that include a hierarchical communication fabric, fabric control circuits may alternatively or additionally be included. The fabric control circuits may be programmable, and thus may provide the ability to tune the communication fabric to meet performance and/or functionality goals.Type: GrantFiled: January 18, 2011Date of Patent: February 11, 2014Assignee: Apple Inc.Inventors: Gurjeet S. Saund, Sukalpa Biswas, Brijesh Tripathi
-
Publication number: 20140032803Abstract: Systems and methods for predicting electronic component behavior in bus-based systems are described. In some embodiments, a method may include identifying a first bus access request pending in a request queue, the first bus access request associated with a first master component operably coupled to a bus. The method may also include calculating a first wait time corresponding to the first bus access request, the first wait time indicative of a length of time after which the first master component is expected to be granted access to the bus. The method may further include, in response to the first wait time meeting a threshold value, issuing a command to the first master component. In some embodiments, various techniques disclosed herein may be implemented, for example, in a computer system, an integrated circuit, or the like.Type: ApplicationFiled: July 24, 2012Publication date: January 30, 2014Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Aseem Gupta, Magdy Samuel Abadir
-
Patent number: 8635655Abstract: An input switching apparatus includes a plurality of AV signal input units; a communication unit that communicates with another AV device; an input selection unit that selects one of the plurality of AV signal input units; and a selection control unit that switches selection of the input selection unit in accordance with a switching request message for requesting switching of the input selection unit from an origin position to a destination position when the communication unit receives the switching request message. While the input position holding mode is activated, the selection control unit holds the selection of the input selection unit even when the switching request message is received, and transmits a message for causing another device to perform a switching from the destination position to the origin position.Type: GrantFiled: September 14, 2012Date of Patent: January 21, 2014Assignee: Yamaha CorporationInventor: Masaki Narushima
-
Patent number: 8613046Abstract: The present invention relates to a far-end control method with a security mechanism including a host transmitting an identification code through the PSTN (Public switched telephone network) to the I/O control device of the far-end. The I/O control device has a CPU to receive the identification code and judge whether the identification code matches with the predetermined value stored therein; if the identification code matches with the predetermined value, the mobile internet connection between the host and the I/O control device is activated to enable the host to mutually transmit information or signals with a far-end control device from the I/O control device through the mobile internet, and the connection will be disabled after the information or signal transmission is completed.Type: GrantFiled: December 29, 2008Date of Patent: December 17, 2013Assignee: Moxa Inc.Inventor: Hsu-Cheng Wang
-
Publication number: 20130318268Abstract: A distributed server system for handling multiple networked applications is disclosed. Systems can include at least one main processor; a plurality of offload processors connected to a memory bus; an arbiter connected to each of the plurality of offload processors, the arbiter configured to schedule resource priority for instructions or data received from the memory bus; and a virtual switch respectively connected to the main processor and the plurality of offload processors using the memory bus, with the virtual switch capable of receiving memory read/write data over the memory bus, and further directing at least some memory read/write data to the arbiter.Type: ApplicationFiled: May 22, 2013Publication date: November 28, 2013Inventors: Parin Bhadrik Dalal, Stephen Paul Belair
-
Publication number: 20130318269Abstract: Methods of processing structured data are disclosed that can include providing a plurality of XIMM modules connected to a memory bus in a first server, with the XIMM modules each respectively having a DMA slave module connected to the memory bus and an arbiter for scheduling tasks, with the XIMM modules further providing an in-memory database; and connecting a central processing unit (CPU) in the first server to the XIMM modules by the memory bus, with the CPU arranged to process and direct structured queries to the plurality of XIMM modules.Type: ApplicationFiled: May 22, 2013Publication date: November 28, 2013Inventors: Parin Bhadrik Dalal, Stephen Paul Belair
-
Patent number: 8572297Abstract: A Programmable System on a Chip Hub (PHUB) is configured to enable master processing elements within the PHUB to simultaneously access peripherals on different busses. The master processing elements include a Central Processing Unit (CPU) interface configured to decode addresses received from a CPU and configure the PHUB to connect signaling from the CPU to one of the multiple busses associated with the address. A second one of the master processing elements is a Direct Memory Access Controller (DMAC) source engine configured to conduct Direct Memory Access (DMA) reads. A third one of the master processing elements is a DMAC destination engine configured to conduct DMA writes independently of the CPU interface.Type: GrantFiled: March 31, 2008Date of Patent: October 29, 2013Assignee: Cypress Semiconductor CorporationInventors: Scott Allen Swindle, Warren Snyder, Drew Marshall Harrington
-
Patent number: 8566487Abstract: A novel and efficient method is described that creates a monolithic high capacity Packet Engine (PE) by connecting N lower capacity Packet Engines (PEs) via a novel Chip-to-Chip (C2C) interface. The C2C interface is used to perform functions, such as memory bit slicing and to communicate shared information, and enqueue/dequeue operations between individual PEs.Type: GrantFiled: June 24, 2008Date of Patent: October 22, 2013Inventor: Hartvig Ekner
-
Publication number: 20130262725Abstract: A data processing device includes a plurality of entries and a plurality of output ports, allocates the plurality of entries to a plurality of arbitration groups corresponding to the plurality of output ports respectively when a clock is inputted thereto, arbitrates the output ports for each of the allocated arbitration groups when data held in the entry is outputted from the output port, and outputs data held in the entry according to an arbitration result.Type: ApplicationFiled: January 9, 2013Publication date: October 3, 2013Inventors: Toshiro ITO, Yasunobu AKIZUKI
-
Patent number: 8548522Abstract: A multimode communication integrated circuit comprising baseband processing circuitry with a shared radio interface. Various aspects of the present invention may comprise a processor module adapted to perform various processing (e.g., baseband processing) in support of multimode communications. A first radio module may be communicatively coupled to the processor module through a common communication interface. A second radio module may also be communicatively coupled to the processor module through the common communication interface. The common communication interface may, for example, be adapted to communicate information over a communication bus that is shared between the processor module and a plurality of radio modules (e.g., the first and second radio modules).Type: GrantFiled: August 2, 2012Date of Patent: October 1, 2013Assignee: Broadcom CorporationInventor: Jeyhan Karaoguz