Centralized Bus Arbitration Patents (Class 710/113)
-
Patent number: 7246052Abstract: The system simulator comprises master simulators 1f, 1s, 2f and 2s for simulating a bus master, a slave simulator L for simulating a bus slave, a function manager F for sequentially actuating the master simulator and the slave simulator by using a function call and a thread manager S for actuating the master simulator by using a thread switching. When the master simulator activated by using the function call from the function manager accesses the slave simulator and an access blocking is caused, the master simulator controls the thread manager such that the master simulator is activated by using the thread switching carried out by the thread manager. Thus, it is possible to carry out the simulation at a high speed without getting into a dead lock state caused by the access blocking and without changing the simulator for simulating a conventional bus master.Type: GrantFiled: March 28, 2002Date of Patent: July 17, 2007Assignee: NEC Electronics CorporationInventors: Eiji Shamoto, Masahiro Fukuda
-
Patent number: 7237071Abstract: A single chip, embedded symmetric multiprocessor (ESMP) having parallel multiprocessing architecture composed of identical processors includes a single program memory. Program access arbitration logic supplies an instruction to a single requesting central processing unit at a time. Shared memory access arbitration logic can supply data from separate simultaneously accessible memory banks or arbitrate among central processing units for access. The system may simulate an atomic read/modify/write instruction by prohibiting access to the one address by another central processing unit for a predetermined number of memory cycles following a read access to one of a predetermined set of addresses in said shared memory.Type: GrantFiled: September 27, 2002Date of Patent: June 26, 2007Assignee: Texas Instruments IncorporatedInventor: Steven R. Jahnke
-
Patent number: 7237050Abstract: A multi-channel serial advanced technology attachment (SATA) control system and control card thereof includes a first SATA control module, a first access-grant arbitration unit, a second SATA control module, a second access-grant arbitration unit and a path selection module. Through an arbitration process performed in the first and second access-grant arbitration units, an access-grant is determined. And a selection signal is generated based on the process result that is sent to the path selection module, to switch a transmission path to the SATA control module which has acquired the access-grant. Therefore, multi-channel SATA data access function may be achieved.Type: GrantFiled: March 16, 2005Date of Patent: June 26, 2007Assignee: Inventec CorporationInventor: Chung-Hua Chiao
-
Patent number: 7231479Abstract: A method and apparatus are provided for efficiently operating a round robin arbitration system in a given computer system. The system utilizes a series of banks of requestors and pointer. The banks of requestors and pointers operate on sequential AND-OR-Inverter/OR-AND-Inverter (AOI/OAI) logic to advance the pointer and efficiently select those requestors with pending requests. The use of the AOI/OAI logic circuitry in the banks of requestors and pointers allows for efficient selection and minimization of complex circuitry reducing the overall circuit area.Type: GrantFiled: December 17, 2003Date of Patent: June 12, 2007Assignee: International Business Machines CorporationInventors: Glen Howard Handlogten, Peichun Peter Liu, Jieming Qi
-
Patent number: 7231477Abstract: A bus controller is provided including a processing means for performing processings of levels having cycle numbers which are different dependent on requesters which respectively issue an access request to a common memory. When it is expected from the present cycle number that a limit cycle number is exceeded, the bus controller selects a processing level with which the processing is performed with a smaller cycle number, or performs a control of giving no permission to a non-realtime bus access request. Thereby, it is possible to design a system with a cycle number that is smaller than the total sum of the maximum access cycle numbers multiplied by the maximum access times over all requesters.Type: GrantFiled: March 18, 2004Date of Patent: June 12, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Masaki Toyokura
-
Patent number: 7209998Abstract: A processing system is disclosed with a sending component and a receiving component connected by a bus. The bus may be configured with first and second channels. The sending component may be configured to broadcast on the first channel read and write address information, read and write control signals, and write data. The sending component may also be configured to signal the receiving component such that the receiving component can distinguish between the read and write address information, the read and write control signals, and the write data broadcast on the first channel. The receiving component may be configured to store the write data broadcast on the first channel based on the write address information and the write control signals, retrieve read data based on the read address information and the read control signals, and broadcast the retrieved read data on the second channel.Type: GrantFiled: August 17, 2004Date of Patent: April 24, 2007Assignee: Qualcomm IncorporatedInventors: Richard Gerard Hofmann, Mark Michael Schaffer
-
Patent number: 7203781Abstract: A microprocessor system includes a high speed primary bus, a plurality of master devices coupled to the high speed primary bus, and a plurality of peripherals coupled to the high speed primary bus. The peripherals include at least one memory. An arbiter circuit is coupled to the high speed primary bus for managing access requests to the high speed primary bus by any one of the master devices. The microprocessor system further includes a secondary bus, and a bridge interface circuit coupled between the high speed primary bus and the secondary bus. The bridge interface circuit includes a direct memory access controller so that during each data transfer routine between a peripheral connected to the secondary bus and one of the peripherals reduces to a single transfer phase engagement of the high speed primary bus.Type: GrantFiled: December 23, 2003Date of Patent: April 10, 2007Assignee: STMicroelectronics S.r.l.Inventor: Saverio Pezzini
-
Patent number: 7203779Abstract: A bus arbitrator for use in a shared bus system in which N bus devices request access to a shared bus. The bus arbitrator slowly activates and rapidly de-activates tristate line drivers coupled to the shared bus. The bus arbitrator comprises: 1) an input interface for receiving a first bus access request signal from a first bus device; 2) a delay circuit that receives the first bus access request signal from the input interface and generates a time-delayed first bus access request signal; and 3) a comparator circuit that receives the first bus access request signal from the input interface and the time-delayed first bus access request signal from the delay circuit and generates a line driver enable signal only if both of the first bus access request signal and the time-delayed first bus access request signal are enabled. The comparator circuit disables the line driver enable signal if either of the first bus access request signal or the time-delayed first bus access request signal is disabled.Type: GrantFiled: January 30, 2002Date of Patent: April 10, 2007Assignee: STMicroelectronics, Inc.Inventor: Srikanth R. Muroor
-
Patent number: 7181558Abstract: A shared bus system includes a bus, a first circuit which accesses the bus, a second circuit which shares the bus with the first circuit, and accesses the bus, a counter circuit which is provided in the second circuit, and performs a counting operation each time the second circuit accesses the bus, and an arbiter circuit which arbitrates requests for a right to use the bus between the first circuit and the second circuit, wherein the second circuit releases the right to use the bus in response to detection of a predetermined number of counting operations performed by the counter circuit after acquiring the right to use the bus from the arbiter circuit.Type: GrantFiled: November 21, 2003Date of Patent: February 20, 2007Assignee: Fujitsu LimitedInventors: Yoichi Endo, Naoki Ninagawa
-
Patent number: 7174401Abstract: A data bus transfers data between at least one slave device and a plurality of master devices, and an arbiter grants access to each of the master devices. The slave device includes look-ahead apparatus that includes staging register for staging an identification of a master device and a decoder for comparing a staged identification to an identification of a command from the bus. The look-ahead apparatus issues split releases of a next master device while the slave device returns data associated with a prior command.Type: GrantFiled: February 28, 2002Date of Patent: February 6, 2007Assignee: LSI Logic CorporationInventors: Russell B. Stuber, Robert W. Moss
-
Patent number: 7174403Abstract: An arbiter in a bus system arbitrates multiple bus transaction requests in a single bus frequency clock cycle, by operating at a frequency greater than the bus frequency. This allows for two or more arbitration operations in a single bus frequency clock cycle with one instance of arbitration logic. The arbiter may arbitrate for two or more slave devices, or may arbitrate multiple master device requests directed to the same slave device. The arbiter frequency may be variable, and may be predicted based on, e.g., prior bus activity. If only one bus transaction request is pending, the arbiter frequency may equal the bus frequency. The results of an earlier arbitration decision may be utilized to more intelligently make subsequent arbitration decisions in the same bus frequency clock cycle.Type: GrantFiled: February 24, 2005Date of Patent: February 6, 2007Assignee: Qualcomm IncorporatedInventor: Jaya Prakash Subramaniam Ganasan
-
Patent number: 7167939Abstract: A computer system having a hierarchical bus structure that allows decoupling of a local bus from a global bus thereof. Decoupling of the local bus is achieved through use of an asynchronous system bus adapter which includes a local bus adapter for handling transactions, initiated by a system device coupled to the global bus, that require access to a local device coupled to the local bus and a global bus adapter for handling transactions, initiated by a local device coupled to the local bus, that require access to a system device coupled to the system bus. The local bus adapter is further configured to issue signals which prevent the global bus adapter from handling transactions initiated by local devices coupled to the local bus while transactions initiated by system devices coupled to the global bus are on-going.Type: GrantFiled: August 5, 2004Date of Patent: January 23, 2007Assignee: LSI Logic CorporationInventors: Hung T. Nguyen, Keith D. Dang
-
Patent number: 7165131Abstract: In one embodiment of the present invention, a method may include separating incoming transactions to an agent of a coherent system into at least a first channel, a second channel, and a third channel, based upon a type of the incoming transactions. The incoming transactions may be sent by a peer device coupled to the coherent system. By separating the transactions based on type, deadlocks may be avoided.Type: GrantFiled: April 27, 2004Date of Patent: January 16, 2007Assignee: Intel CorporationInventors: Kenneth C. Creta, Aaron T. Spink, Robert G. Blankenship
-
Patent number: 7143220Abstract: A method and apparatus for supporting heterogeneous agents in on-chip busses. In one embodiment, the method includes the detection of a bus arbitration event between at least a first bus agent and a second bus agent. In one embodiment, a bus arbitration event is detected when at least the first bus agent and the second bus agent assert their respective bus request signals in a single clock cycle. Once a bus arbitration event is detected, bus ownership may be granted to both the first bus agent and the second bus agent, when the first bus agent and the second bus agent have different grant-to-valid latencies. In the embodiment, heterogeneous bus agents may coexist on a bus without requiring wasted or unused bus cycles following establishment of bus ownership. Other embodiments are described and claimed.Type: GrantFiled: March 10, 2004Date of Patent: November 28, 2006Assignee: Intel CorporationInventors: Samantha J. Edirisooriya, Sujat Jamil, David E. Miner, R. Frank O'Bleness, Steven J. Tu, Hang T. Nguyen
-
Patent number: 7143221Abstract: A method of arbitration within a data processing apparatus between a plurality of transfers to be routed over a corresponding plurality of paths provided by an interconnect circuit. The plurality of paths include a shared connection, the data processing apparatus having a plurality of initiator logic elements for initiating transfers and a plurality of recipient logic elements for receiving transfers, for each transfer the corresponding path coupling the initiator logic element responsible for initiating that transfer with the recipient logic element destined to receive that transfer. The method comprises the steps of providing to arbitration logic an indication as to whether the ready signal from a storage element has been asserted, and employing the arbitration logic to select, in dependence on predetermined criteria including at least that indication, one of the plurality of transfers for routing via the shared connection.Type: GrantFiled: June 8, 2004Date of Patent: November 28, 2006Assignee: ARM LimitedInventors: Alistair Crone Bruce, Bruce James Mathewson, Antony John Harris
-
Patent number: 7127539Abstract: A statistic method for arbitration is provided, implementing in an arbitration system comprising a bus, a main controller connected to the bus, and a plurality of peripheral devices able to be accessed by the main controller through the bus. The statistic method for arbitration is in response to various conditions where a bus is shared by peripheral devices, characterized in that a host at arbitration dynamically modulates the peripheral devices' access through the bus by utilizing an attenuation function to perform operation on a preceding cycle and a statistic value representing the use of the bus by the peripheral devices in response to the peripheral devices' access through the bus.Type: GrantFiled: May 21, 2004Date of Patent: October 24, 2006Assignee: Via Technologies, Inc.Inventor: Sheng-Chang Peng
-
Patent number: 7127545Abstract: Systems, methods, apparatus and software can implement a multipathing driver using dynamically loadable device policy modules that provide device specific functionality for providing at least one of input/output (I/O) operation scheduling, path selection, and I/O operation error analysis. Because the device policy modules include device specific functionality, various different devices from different manufacturers can be more efficiently and robustly supported.Type: GrantFiled: November 19, 2003Date of Patent: October 24, 2006Assignee: VERITAS Operating CorporationInventors: Siddhartha Nandi, Abhay Kumar Singh, Oleg Kiselev
-
Patent number: 7124410Abstract: A method is provided for allocating system resources across multiple nodes of a system communicating through a hardware device. The method provides for allocation of transaction units or identifiers in an allocating component for use in a multiple target component which may be in a distinct target node within the multiple node system. Based on the operations or requests that a target node receives from multiple external request source nodes, each requiring the use of target transaction unit objects such as transaction identification bits, the method provides inclusion of such information in the initial request to a target node which allows any data transmission between the source node and the target node, or the target node and the source node to be accomplished without any further intervention by the allocating component. Such component may be a local memory control agent or device.Type: GrantFiled: January 9, 2002Date of Patent: October 17, 2006Assignee: International Business Machines CorporationInventors: Thomas B. Berg, Bruce M. Gilbert, Stacey G. Lloyd
-
Patent number: 7124229Abstract: A method and apparatus for improved performance for handling priority agent bus requests when symmetric agent bus parking is enabled is disclosed. In one embodiment, a modified priority agent may be used. The modified priority agent may assert an unused symmetric agent bus request when it asserts its priority agent bus request. When a symmetric agent parks on the bus, continually asserting its symmetric agent bus request, the assertion of the otherwise unused symmetric agent bus request may cause the symmetric agent to withdraw its symmetric agent bus request. This may reduce bus response time for subsequent modified priority agent bus requests.Type: GrantFiled: November 2, 2004Date of Patent: October 17, 2006Assignee: Intel CorporationInventors: Jeffrey D. Gilbert, Harris D. Joyce
-
Patent number: 7120714Abstract: A two-stage arbiter system comprises a first-stage arbiter to grant a request to one of a plurality of requestors in accordance with a first arbitration scheme and a second-stage arbiter to grant one of the remaining requests in accordance with a second arbitration scheme. The first arbitration scheme may be a fast arbitration scheme such as a fixed-priority scheme, and the second arbitration scheme may be a rotating priority-based arbitration scheme or a least-recently-granted arbitration scheme. The first-stage arbiter may operate in a first pipelined stage, and the second-stage arbiter may operate in a second pipelined stage. Two-stage arbitration may help improve access of lower-priority requestors in a pipelined system. In one embodiment, a rotating-priority arbitrator includes a pseudo-random number generator to generate an amount for rotating priorities prior to arbitration. The rotating-priority arbiter may use either a counter or linear-feedback shift register to rotate priorities of requests.Type: GrantFiled: May 27, 2003Date of Patent: October 10, 2006Assignee: Intel CorporationInventors: Dennis M. O'Connor, Michael W. Morrow, Stephen Strazdus
-
Patent number: 7107376Abstract: Systems and methods for controlling access by a set of agents to a resource, where the agents have corresponding priorities associated with them, and where a monitor associated with the resource controls accesses by the agents to the resource based on the priorities. One embodiment is implemented in a computer system having multiple processors that are connected to a processor bus. The processor bus includes a shaping monitor configured to control access by the processors to the bus. The shaping monitor attempts to distribute the accesses from each of the processors throughout a base period according to priorities assigned to the processors. The shaping monitor allocates slots to the processors in accordance with their relative priorities. Priorities are initially assigned according to the respective bandwidth needs of the processors, but may be modified based upon comparisons of actual to expected accesses to the bus.Type: GrantFiled: January 26, 2004Date of Patent: September 12, 2006Assignees: International Business Machines Corp., Toshiba America Electronic Components, Inc.Inventors: Shigehiro Asano, Peichun Peter Liu, David Mui
-
Patent number: 7107365Abstract: A system on a chip (SOC) bus architecture may comprise a plurality of masters operable to request communications over a AMBA-type bus. An arbiter may receive requests and burst control signals directly from the masters. The arbiter may determine a burst length associated with a request and may also grant a master allowance to access the bus. The arbiter may configure a multiplexer to couple the granted master to the bus dependent on the determined burst length.Type: GrantFiled: June 25, 2002Date of Patent: September 12, 2006Assignee: Cypress Semiconductor Corp.Inventor: Gordon R. Clark
-
Patent number: 7107374Abstract: A processor is connected to a configurable system interconnect (CSI) bus. A CSL is connected to the CSI bus. The CSL comprises a first set of signal lines to send a data transfer request and a second set of signal lines to receive a grant associated with the data transfer request. A bus master unit (BMU) is coupled with the CSL through the first set of signal lines and the second set of signal lines. The BMU is connected to the CSI bus. The BMU arbitrates to take control of the CSI bus on behalf of the CSL enabling the CSL to perform data transfer to or from the CSI bus bypassing the processor.Type: GrantFiled: September 5, 2001Date of Patent: September 12, 2006Assignee: XILINX, Inc.Inventor: Laurent Stadler
-
Patent number: 7107375Abstract: An arbitration elimination scheme for a bus. In a preferred embodiment, a programmable counter determines when a SCSI bus idle condition is reached and when a portion of an arbitration window for the bus has passed without participants. If there are no participants for arbitration, the SCSI initiator eliminates arbitration by asserting SEL and issuing initiator/target IDS. If any other device attempts to arbitrate at this time, the device sees SEL asserted and does not attempt to participate in arbitration.Type: GrantFiled: May 13, 2003Date of Patent: September 12, 2006Assignee: LSI Logic CorporationInventors: Robert E. Ward, Travis Alister Bradfield, Gregory A. Johnson
-
Patent number: 7103690Abstract: A connection is provided between logical macros to allow prioritization of operations in accordance with an arbitration scheme that distinguishes between operations based on such factors as priority or size of transaction. The invention allows connection of logical macros and prioritizes the appropriate operation for the resources available to optimize data throughput to optimize the utilization of multiple buses. A first arbiter manages data transmissions over a first communication bus. Arriving short or high-priority messages are transmitted over a second communication bus managed by a second arbiter, but only if the target logical macro is not the same as currently targeted by the first arbiter.Type: GrantFiled: October 5, 2004Date of Patent: September 5, 2006Assignee: International Business Machines CorporationInventors: Gary W. Batchelor, Brian J. Cagno, Renee S. LaMar, Michael L. Harper
-
Patent number: 7096293Abstract: A method of arbitrating a system bus shared by a CPU, which is a first master device, and second and third master devices comprises storing a first bus occupancy rate for each master device and a variable bus occupancy rate. When an interrupt signal provided to the CPU is activated, a second rate for the CPU, which is a sum of the first rate for the CPU and the variable rate, and the first rates for the second and third master devices are applied to a bus arbiter. When the interrupt signal is inactivated, a third rate for the CPU, which is obtained by subtracting the variable rate from the first rate for the CPU, and the first rates for the second and third master devices are applied to the bus arbiter. A use priority of the system bus is controlled according to the rates applied to the bus arbiter.Type: GrantFiled: January 28, 2004Date of Patent: August 22, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Cheon-Su Lee
-
Method and apparatus for lowering bus clock frequency in a complex integrated data processing system
Patent number: 7093153Abstract: A data processing system (100) comprises a system bus (120), a plurality of devices (110, 150, 160, 170) coupled to the system bus (120), a bus monitor circuit (140), and a clock generator (130). The plurality of devices (110, 150, 160, 170) includes at least one bus master (110, 150) which is capable of performing accesses on the system bus (120). The bus monitor circuit (140) is coupled to the at least one bus master (110, 150), and has an output for providing a bus idle signal to indicate that no bus master is attempting to perform an access on the system bus (120). The clock generator (130) has an output coupled to at least one of the plurality of devices (110, 150, 160, 170) and provides a bus clock signal having a first frequency when the bus idle signal is inactive and having a second frequency lower than the first frequency when the bus idle signal is active.Type: GrantFiled: October 30, 2002Date of Patent: August 15, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Richard T. Witek, Suzanne Plummer, James Joseph Montanaro, Stephen Charles Kromer, Kathryn Jean Hoover -
Patent number: 7085865Abstract: The invention provides a method of transmitting data via a bus system coupling a plurality of bus participants with an arbitration procedure for the plurality of bus participants. The invention further enables bus arbitration during a first transmission since that the bus can be granted for a second transmission following the first transmission without wasting bus cycles. This is accomplished by determining the number of cycles remaining for the first transmission according to memory boundary and transmission packet boundary conditions.Type: GrantFiled: July 21, 2004Date of Patent: August 1, 2006Assignee: International Business Machines CorporationInventors: Juergen Haess, Ingemar Holm, Hartmut Ulland, Gerhard Zilles
-
Patent number: 7085864Abstract: An overrun data handling circuit in a SCSI initiator and an overrun data handling method automatically handle Packetized SCSI Protocol data overruns. A multi-data channel host adapter includes the overrun data handling circuit that automatically handles data overruns for one data context in a Packetized SCSI Protocol data stream without damaging data for other data contexts, in the data stream, for which a data overrun has not occurred.Type: GrantFiled: June 27, 2002Date of Patent: August 1, 2006Assignee: Adaptec, Inc.Inventor: B. Arlen Young
-
Patent number: 7080175Abstract: A network system is formed with a parent station and programmable controllers and a programmable display devices serving as child stations connected to a single general-purpose serial communication circuit. Whichever child station received the token from the parent station outputs a command. Data are exchanged between the programmable display device and any of the programmable controllers by command-response communication. Data are exchanged among the programmable controllers by data link operations.Type: GrantFiled: March 13, 2003Date of Patent: July 18, 2006Assignee: OMRON CorprationInventors: Norihiro Imai, Kazunori Okada
-
Patent number: 7080174Abstract: A system and method for providing a desired degree of fairness of access to data transfer resources by a plurality of command-initiating bus agents. A bus arbiter allocates general ownership of the bus to one of a plurality of bus agents, and a fairness module imposes a desired degree of fairness to the data transfer resources by mandating data transfer resource access to bus agents whose commands have been subjected to a retry response. The degree of fairness is controllable, in order to appropriately balance the desired throughput and data transfer resource allocation for a particular application.Type: GrantFiled: December 21, 2001Date of Patent: July 18, 2006Assignee: Unisys CorporationInventors: Lloyd E. Thorsbakken, Larry L. Byers
-
Patent number: 7076586Abstract: A system may include two or more agents, one of which may be identified as a default agent. If none of the agents arbitrate for the bus, the default agent may be given a default grant of the bus. If the default agent has information to transfer on the bus, the default agent may take the default grant and my transfer the information without first arbitrating for the bus and winning the arbitration. In one embodiment, the default agent may arbitrate for the bus when it has information to transfer and no default grant is received. The default agent may be an equal participant in arbitration. A fair arbitration scheme may thus be implemented in arbitrations in which there is contention for the bus.Type: GrantFiled: October 6, 2000Date of Patent: July 11, 2006Assignee: Broadcom CorporationInventors: Joseph B. Rowlands, Shailendra S. Desai
-
Patent number: 7073003Abstract: In a programmable fixed priority and round-robin arbiter and a bus control method of the same, the arbiter includes, an HPRIF rotating unit, a request-reordering unit, a request-selecting unit, and a grant-reordering unit. In the fixed priority mode or the round-robin mode, the HPRIF rotating unit rotates priority information related to bus masters stored in a predetermined register in a predetermined direction to give the highest priority to a bus master in response to pointer information and outputs changed priority information. When a request signal is received from the bus masters, the request-reordering unit reorders requested priorities of the bus masters to be in accordance with the changed priority information and outputs a request-reordering signal. The request-selecting unit outputs a bus master-selecting signal according to priorities in response to the request-reordering signal.Type: GrantFiled: November 24, 2003Date of Patent: July 4, 2006Assignee: Samsung Electronics, Co., Ltd.Inventor: Kwan-yeob Chae
-
Patent number: 7065594Abstract: Access to a bus is granted to one of a number of requesting communication circuits that each submitted a bus control request during a request period of an arbitration period in response to the entries in a priority table. If a requesting communication circuit has an identity and priority that match the identity and priority of a communication circuit stored in a row of the priority table that corresponds with the arbitration period, access to the bus is granted to the requesting communication circuit.Type: GrantFiled: September 23, 2003Date of Patent: June 20, 2006Assignee: Tellabs Petaluma, Inc.Inventors: Paul B. Ripy, Keith Q. Chung, Gary J. Geerdes, Christophe P. Leroy
-
Patent number: 7062588Abstract: A data processing device exchanges data between a memory and an external bus master. The memory is connected to the data processing device via a first bus so as to store data. The external bus master is connected to the data processing device via a second bus so as to process data. The data processing device comprises a bus-transmission control unit accessing the memory via the first bus in response to a request to access the memory made by the external bus master via the second bus.Type: GrantFiled: February 22, 2001Date of Patent: June 13, 2006Assignee: Fujitsu LimitedInventors: Minoru Usui, Noriaki Ono, Yasushi Nagano
-
Patent number: 7054969Abstract: Apparatus for use in a computer system comprises a bus architecture, a plurality of modules connected to the bus architecture, at least one module being latency tolerant and at least one module being latency intolerant. The bus architecture comprises a primary bus (3) having latency intolerant modules connected thereto, a secondary bus (4) having latency tolerant modules connected thereto, and a primary to secondary bus interface module (5) interconnecting the primary and secondary buses.Type: GrantFiled: September 16, 1999Date of Patent: May 30, 2006Assignee: ClearSpeed Technology plcInventors: Richard Carl Phelps, Paul Anthony Winser
-
Patent number: 7054970Abstract: Systems and methods for bus arbitration in an integrated circuit system, which prevent discrepancies of bus occupation rates (or the number of bus occupancies) and which provide programmable bus occupation rates for bus masters. In one aspect, a bus arbiter for an integrated circuit system including a plurality of bus masters, comprises a program file comprising a plurality of program registers, wherein each program register is associated with one of the bus masters and stores a predetermined value of a bus occupation rate assigned to the bus master, a temporary file comprising a plurality of temporary registers, wherein each temporary register is associated with one of the bus masters and stores a current value of the bus occupation rate of the bus master, and a point register that designates the bus master having the highest priority among the bus masters at a given time.Type: GrantFiled: May 19, 2003Date of Patent: May 30, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Young-Sik Kim
-
Patent number: 7051135Abstract: Methods, apparatus, and systems are presented for arbitrating access to a shared resource involve deciding whether to grant access to the shared resource to at least one of a first plurality of devices in accordance with a first arbitration algorithm and deciding whether to grant access to the shared resource to at least one of a second plurality of devices in accordance with a second arbitration algorithm distinct from the first arbitration algorithm, if access to the shared resource is not granted to at least one of the first plurality of devices. Arbitration algorithms that may be used as the first and/or second arbitration algorithm include fixed-priority algorithms, round-robin algorithms, and most-recently-used algorithms. In accordance with one embodiment, at least one of the first and second arbitration algorithms is implemented in hardware adapted to switch from executing one arbitration algorithm to executing another arbitration algorithm in one clock cycle.Type: GrantFiled: November 22, 2002Date of Patent: May 23, 2006Assignee: ESS Technology, Inc.Inventor: Jun Zhu
-
Patent number: 7051134Abstract: Implementing daisy chained ATA host controllers in a single PCI device. The present invention discloses a PCI card that includes a plurality of dominant chips, each of the dominant chips supporting at least one ATA host controller. The PCI card also includes a Flash memory for holding dominant chip settings, an arbiter to control and determine access between the dominant chips and the PCI local bus, and a plurality of ATA connectors corresponding to the ATA host controllers. Each dominant chip includes a byte of memory reserved as a mask to control access to an additional function that may be provided by the dominant chip.Type: GrantFiled: January 21, 2003Date of Patent: May 23, 2006Assignee: ALI CorporationInventors: Kuo-Kuang Chen, Li-Min Gu
-
Patent number: 7051133Abstract: An arbitration circuit and a data processing system which ensure fair bus access are provided. An arbitration circuit (1) has a priority check block (21) and a round robin block (22). The priority check block (21) checks pieces of priority information provided from processors, specifies a processor that is presenting priority information with the highest priority, i.e. a processor with the highest priority level, and outputs the result of the check (CHK) to the round robin block (22). The round robin block (22), holding the results of the previous arbitration process, generates and outputs a processor selecting signal (SE) on the basis of the priority check result (CHK) and a round robin order generated from the previous results.Type: GrantFiled: June 26, 2003Date of Patent: May 23, 2006Assignee: Renesas Technology Corp.Inventor: Yukari Takata
-
Patent number: 7051132Abstract: A bus system and a method of deciding a data transmission path are provided. The bus system includes a plurality of functional blocks; a ring bus which transmits data in a single direction; an arbiter which generates a bus grant signal according to a predetermined algorithm in response to a bus request from one of the functional blocks; and a plurality of bus connectors each of which connects a corresponding functional block to the ring bus, transmits data from the corresponding functional block to the ring bus, and transmits data from the ring bus to the corresponding functional block. The method includes synthesizing and laying out a bus system, simulating a case where a short-cut bus is used when data is transmitted between functional blocks and a case where the short-cut bus is not used, and generating a bus selection table, to be referred to for selection of a bus, based on the simulation results.Type: GrantFiled: January 15, 2003Date of Patent: May 23, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Jin-seok Hong
-
Patent number: 7039748Abstract: A mechanism and method for redefining an application specific integrated circuit's I/O bus structure in real-time. The mechanism includes an address map block, a state machine block, and a bus arbitration block. At initialization, the address map is configured to divide the address space into regions and type of bus structure. When an I/O access is requested by a client (e.g., CPU, DMA controller, etc.), the request is mapped into a region and type of bus structure by the address map block. The region and type of bus structure is used by the state machine. The state machine determines the syntax and protocol for the region and type of bus. The state machine signals the bus arbitration block to grant I/O bus ownership when it is available. Once ownership is granted, I/O bus pins are defined and access is granted.Type: GrantFiled: June 12, 2003Date of Patent: May 2, 2006Assignee: Broadcom CorporationInventor: Rocco J Brescia, Jr.
-
Patent number: 7039736Abstract: Disclosed are systems and methods for providing access to bus-mastered system resources comprising disposing a bus multiplexer between a first bus and a bus access arbiter, wherein the first bus is coupled to at least one system resource for which bus access is arbitrated by the bus access arbiter, and controlling the bus multiplexer to couple a second bus to the first bus thereby providing a link between the first bus and the second bus bypassing the bus access arbiter.Type: GrantFiled: January 15, 2003Date of Patent: May 2, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Paul J. Mantey, Mike J. Erickson, David R. Maciorowski
-
Patent number: 7032046Abstract: A resource management device of the present invention, used in a system where at least one bus master is connected to each of a plurality of buses, includes: a bus arbitration section for arbitrating an amount of access to be made from the buses to a shared resource; an arbitration information management section for managing, as bus arbitration information, a bus priority order and a highest access priority pattern for ensuring a predetermined access bandwidth to the shared resource for each bus for an arbitration operation by the bus arbitration section; and a resource control section for controlling, based on characteristics of the shared resource, an access to the shared resource from the bus whose access request has been granted by the bus arbitration section. Thus, it is possible to guarantee a minimum bandwidth for access to the shared resource for each of the plurality of bus masters.Type: GrantFiled: September 30, 2003Date of Patent: April 18, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Seiji Horii, Yuji Takai, Takahide Baba, Yoshiharu Watanabe, Daisuke Murakami, Tetsuji Kishi
-
Patent number: 7028118Abstract: In digital signal processors serial data is passed in out and of the chip in a time division multiplexed (TDM) fashion. The TDM stream consists of many independent channels of serial data. The complexity of generating interleaved TDM serial data from multiple sources particularly in the case of multi-processor systems. This process is normally driven by a program resident on each processor. The proper sequencing of the TDM serial stream must be tested prior to making the multi-processor device ready for its application. This invention describes the use of minimal added hardware and a single output pin allowing the test and debug of program errors or device malfunctions in output serial data.Type: GrantFiled: September 27, 2002Date of Patent: April 11, 2006Assignee: Texas Instruments IncorporatedInventors: Patrick J. Smith, Ruben D. Perez
-
Patent number: 7028117Abstract: An overrun data handling circuit in a SCSI initiator automatically handles Packetized SCSI Protocol data overruns. A multi-data channel host adapter includes the overrun data handling circuit that automatically handles data overruns for one data context in a Packetized SCSI Protocol data stream without damaging data for other data contexts, in the data stream, for which a data overrun has not occurred.Type: GrantFiled: June 27, 2002Date of Patent: April 11, 2006Assignee: Adaptec, Inc.Inventor: B. Arlen Young
-
Patent number: 7016996Abstract: A method for detecting a timeout condition for a data item (e.g., a request) within the process (e.g., within an arbitration process) includes maintaining a current time as a first N-bit binary number (A). An event time of an occurrence of an event pertaining to the data item within the process is recorded and stored as a second N-bit binary number (B). A predetermined time limit, expressed as a non-negative integer K, is configured. K is less than N and K is a logarithm base 2 of the predetermined time limit. A timeout condition pertaining to the data item is detected when a difference between the current time and the event time exceeds the predetermined time limit. The detection of the timeout condition is performed utilizing a single-stage operation. This single stage operation may include computing A (current time)?B (event time) modulo 2n?2k.Type: GrantFiled: April 15, 2002Date of Patent: March 21, 2006Inventor: Richard L. Schober
-
Patent number: 7017180Abstract: A management agent ME1 of a target T1 receives a request of log-in from an initiator of interest and determines whether or not a number of initiators that currently log in the target T1 reaches a predetermined allowable number of simultaneous log-in (steps S210 and S212). In the case of an affirmative answer, the management agent ME1 reads an ordinal number of precedence ānā allocated to a GUID of the initiator of interest from a queue (step S213) and reads a time constant mapped to the input ordinal number of precedence ānā from a time constant table (step S214). The management agent ME1 subsequently sends a status packet, which includes a log-in error status and the time constant, to the initiator of interest (step S216). The initiator of interest receives the status packet, reads the time constant included in the input status packet, and outputs another request of log-in to the target T1 at a timing specified by the time constant.Type: GrantFiled: July 19, 2000Date of Patent: March 21, 2006Assignee: Seiko Epson CorporationInventor: Fumio Nagasaka
-
Patent number: 7007121Abstract: A bus arbiter controls the bus frequency in a system that includes a plurality of bus masters and a plurality of slaves. The bus frequency is determined according to the internal frequency of the devices that are part of the transaction. Additionally, the bus frequency is set according to the length of the bus between the devices that are a part of the transaction and, correspondingly, the expected amount of impedance there between. As a part of the present invention, a master seeking bus resources to initiate a transaction generates a bus request and a destination address to the bus arbiter so that it may determine a corresponding bus frequency in advance. Thereafter, the bus arbiter sets the bus frequency to a value that corresponds to the transaction that is about to take place thereon. Next, the bus arbiter issues a grant signal to enable the master to use the bus. Each slave device for a transaction then generates or receives sample cycle signals indicating when a signal should be read on the bus.Type: GrantFiled: February 27, 2002Date of Patent: February 28, 2006Assignee: Xilinx, Inc.Inventors: Ahmad R. Ansari, Mehul R. Vashi
-
Patent number: 7007124Abstract: A data processing system includes: at least one function module connected to a single system bus; a data transfer controller which outputs a first bus use permission request signal based on a data transfer request signal output from the at least one function module; a central processing unit connected to the system bus which outputs a second bus use permission request signal; an arbitration controller for determining, based on the first and second bus use permission request signals, which of the data transfer controller and the central processing unit should obtain a permission to use the system bus; a section for setting a first data amount which can be continuously transferred by the at least one function module; a section for suspending an output of the first bus use permission request signal to the arbitration controller for at least one clock cycle after a data transfer by the at least one function module is completed; and a section for giving the permission to use the system bus to one of the data transType: GrantFiled: July 5, 2001Date of Patent: February 28, 2006Assignee: Sharp Kabushiki KaishaInventor: Hideaki Kawamura