Page Mode (epo) Patents (Class 711/E12.054)
-
Patent number: 8990504Abstract: A cache page management method can include paging out a memory page to an input/output controller, paging the memory page from the input/output controller into a real memory, modifying the memory page in the real memory to an updated memory page and purging the memory page paged to the input/output controller.Type: GrantFiled: July 11, 2011Date of Patent: March 24, 2015Assignee: International Business Machines CorporationInventors: Tara Astigarraga, Michael E. Browne, Joseph Demczar, Eric C. Wieder
-
Patent number: 8738850Abstract: Reliable storage for database management systems (DBMS) running on memory devices such as NAND type flash memory utilizes minimum I/O overhead and provides maximum data durability. A virtual page map is utilized between the flash memory and a page access component to record changes to the DBMS pages and prevent overwriting or data loss. There is no need for journaling and logging, and performance is increased by reducing the write and erase counts on the flash memory. The logical page numbers of the DBMS are mapped to physical page numbers in the page map, such that the virtual page map allocates an available page from the physical pages when changes to a page occur, and the updated information is stored in the allocated page. The allocated page number is mapped to the logical page number of the original page, thus maintaining a modified page representation while preventing physical in-place updates.Type: GrantFiled: April 30, 2013Date of Patent: May 27, 2014Assignee: Oracle International CorporationInventors: SangCheol Lee, BongSoo Ko, HyungGook Yoo, SongHee Kang
-
Patent number: 8495282Abstract: Reliable storage for database management systems (DBMS) running on memory devices such as NAND type flash memory utilizes minimum I/O overhead and provides maximum data durability. A virtual page map is utilized between the flash memory and a page access component to record changes to the DBMS pages and prevent overwriting or data loss. There is no need for journaling and logging, and performance is increased by reducing the write and erase counts on the flash memory. The logical page numbers of the DBMS are mapped to physical page numbers in the page map, such that the virtual page map allocates an available page from the physical pages when changes to a page occur, and the updated information is stored in the allocated page. The allocated page number is mapped to the logical page number of the original page, thus maintaining a modified page representation while preventing physical in-place updates.Type: GrantFiled: November 12, 2010Date of Patent: July 23, 2013Assignee: Oracle International CorporationInventors: SangCheol Lee, BongSoo Ko, HyungGook Yoo, SongHee Kang
-
Patent number: 8266391Abstract: A method for writing data to a memory device is disclosed. In one embodiment, data of an atomic transaction is written to a first memory in a memory device. A determination is made regarding whether all of the data of the atomic transaction was written to the first memory. The data of the atomic transaction is read from the first memory and written to a second memory in the memory device only if it is determined that all of the data of the atomic transaction was written to the first memory.Type: GrantFiled: June 19, 2007Date of Patent: September 11, 2012Assignee: SanDisk Technologies, Inc.Inventors: Andrew Tomlin, Sergey A. Gorobets, Reuven Elhamias, Shai Traister, Alan D. Bennett
-
Publication number: 20110138127Abstract: A stress of a computerized system may be detected based on actions performed by the computerized system in respect to a storage system, such as comprising a secondary storage. The stress detection may be performed automatically based on an age of data blocks accessed by the storage system. The stress may take into account a number of accesses to the storage system by the computerized system. Stress detection may be performed automatically based on a decision procedure.Type: ApplicationFiled: December 3, 2009Publication date: June 9, 2011Applicant: International Business Machines CorporationInventors: Shmuel Ben-Yehuda, Avichai Giat, Dan Pelleg
-
Patent number: 7840774Abstract: Various embodiments of a computer-implemented method, system and computer program product maintain a logical page having a predetermined size. Data is added to an uncompressed area of the logical page. The uncompressed area of the logical page is associated with an uncompressed area of a physical page. The logical page also has a compressed area associated with a compressed area of a physical page. In response to exhausting the uncompressed area, data in the uncompressed area is included in the compressed area. The uncompressed area is adjusted.Type: GrantFiled: September 9, 2005Date of Patent: November 23, 2010Assignee: International Business Machines CorporationInventors: Jeffrey Allen Berger, You-Chin Fuh, Sauraj Goswami, Balakrishna Raghavendra Iyer, Michael R. Shadduck, James Zu-Chia Teng, Stephen Walter Turnbaugh
-
Publication number: 20100070709Abstract: A method and apparatus used within memory and data processing that reduces the number of references allowed in processor cache by using active rows to reject references that are less frequently used from the cache. Comparators within a memory controller are used to generate a signal indicative of a row hit or miss, which signal is then applied to one or more demultiplexers to enable or disable transfer of a memory reference to processor cache locations. The cache may be level one (L1) or level two (L2) caches including data and or instructions or some combination of L1, L2, data, and instructions.Type: ApplicationFiled: September 16, 2008Publication date: March 18, 2010Applicant: MOSAID TECHNOLOGIES INCORPORATEDInventor: Nagi Nassief MEKHIEL
-
Publication number: 20080109607Abstract: A memory management method is disclosed. In response to a process running in a first memory and the first memory becoming constrained by demands from another process, information in the first memory is paged out to a second memory. In response to a request to further run the process, the information from the second memory is paged into a read cache and then into the first memory, while a copy of the information is left the read cache. In response to the information in the first memory then being updated and the copy of the information in the read cache now becoming stale, the now stale copy of the information in the read cache is checked for and purged, and indication is provided that the read cache has been purged.Type: ApplicationFiled: November 2, 2006Publication date: May 8, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Tara L. Astigarraga, Michael E. Browne, Joseph Demczar, Eric C. Wieder