Dynamic Data Storage Patents (Class 714/769)
-
Publication number: 20140189467Abstract: A decoder including a decode module, a matrix module, and a marking module. The decode module receives data and performs a first decoding iteration to decode the data. The first decoding iteration includes generating a first matrix having a first byte. The matrix module generates a second matrix based on the first matrix. The second matrix includes the first and second bytes. The second byte is adjacent and sequentially prior or subsequent to the first byte. The marking module: determines whether the first byte has been correctly decoded; based on determining whether the first byte has been correctly decoded, determines a status of the second byte; and based on the status of the second byte, marks the first byte as an erasure. The decode module, based on the second byte being marked as an erasure, corrects the second byte during the second decoding iteration.Type: ApplicationFiled: March 10, 2014Publication date: July 3, 2014Applicant: Marvell World Trade LTD.Inventors: Mats Oberg, Jin Xie
-
Patent number: 8769389Abstract: Techniques are described to store and retrieve an encoded info bit stream, and appropriate first and second sets of parity bits to perform interleaving and rate matching, prior to transmission. On the receiver side, a recovery technique is provided which operates on the same principle as that of encoding, but decoding occurs in reverse. In accordance with an exemplary embodiment, three dedicated logical memories are provided for each of the encoded info bit stream and two sets of parity bits, respectively. The proposed solution provides an alternative methodology and/or hardware implementation for performing LTE compliant rate matching and de-rate matching when required to interleave info bits and parity bits.Type: GrantFiled: May 18, 2012Date of Patent: July 1, 2014Assignee: Analogies SAInventors: Fotios Gioulekas, Angelos Spanos, Michael Birbas
-
Patent number: 8762821Abstract: An apparatus is provided that comprises a processor. The processor comprises a cache to store data, a decoder, an error classification module, and an error correction module. The cache stores data, the data encoded as a codeword. The decoder reads the codeword from cache and calculates a syndrome of the codeword using an H-matrix. The error classification module determines an error type of the syndrome. The H-matrix is redesigned such that the columns form a geometrical sequence, and as a result not only t-bit random errors but also (t+1) bit adjacent errors can be corrected. The error correction module, triggered by the enhanced error classification module, takes one of two sets of inputs depending on error type (either random error or adjacent error) and produces corrected data from the syndrome when the syndrome comprises a detectable and correctable error.Type: GrantFiled: March 30, 2012Date of Patent: June 24, 2014Assignee: Intel CorporationInventors: Wei Wu, Shih-Lien L. Lu, Muhammad M. Khellah
-
Patent number: 8762815Abstract: The present invention is related to systems and methods for maintaining additional processing information during extended delay processing.Type: GrantFiled: April 30, 2012Date of Patent: June 24, 2014Assignee: LSI CorporationInventors: Fan Zhang, Yang Han, Wu Chang, Shaohua Yang
-
Patent number: 8762798Abstract: The subject technology includes adjusting an error correcting code rate in a solid-state drive. A first plurality of memory operations are performed on a flash memory device of the solid-state drive using a first code rate. During operation of the drive, a controller monitors an operating condition associated with one or more memory units of the flash memory device for a trigger event. On the trigger event, the first code rate is adjusted in accordance with the operating condition to produce a second code rate, and a second plurality of memory operations is performed on the flash memory device using the second code rate.Type: GrantFiled: November 15, 2012Date of Patent: June 24, 2014Assignee: STEC, Inc.Inventors: Xinde Hu, Richard D. Barndt
-
Patent number: 8762814Abstract: A method for enhancing error correction capability of a controller of a memory device without need to increase a basic error correction bit count of an Error Correction Code (ECC) engine includes: according to an error correction magnification factor, respectively obtaining a plurality of portions of data, where the portions are partial data to be encoded/decoded; and regarding the portions that are the partial data to be encoded/decoded, respectively performing encoding/decoding corresponding to the error correction magnification factor, in order to generate encoded/decoded data corresponding to a predetermined error correction bit count, where a ratio of the predetermined error correction bit count to the basic error correction bit count is equal to the error correction magnification factor. An associated memory device and the controller thereof are further provided.Type: GrantFiled: June 16, 2011Date of Patent: June 24, 2014Assignee: Silicon Motion Inc.Inventor: Tsung-Chieh Yang
-
Publication number: 20140173381Abstract: A method for reducing the number of error events in a transmitted data stream (34) comprises the steps of (i) generating at least a first most probable sequence (16(1)) and a second most probable sequence (16(2)) with a detection algorithm (12); (ii) determining if a first correctable error occurred in the first most probable sequence (16(1)) with an EDC decoder (14); and (iii) determining if a second correctable error occurred in the second most probable sequence (16(2)) with the EDC decoder (14). Additionally, the steps of determining if a first correctable error occurred and determining if a second correctable error occurred can be performed substantially simultaneously. The method can further comprise computing a plurality of path metrics (42) for the transmitted data stream (34); and selecting a first q smallest path metrics out of the first and second most probable sequences (16(1)), (16(2)) with a Q value selector (44).Type: ApplicationFiled: December 19, 2012Publication date: June 19, 2014Applicant: QUANTUM, INC.Inventors: Jaewook Lee, Suayb S. Arslan, Turguy Goker
-
Publication number: 20140164876Abstract: A communication system, such as a magnetic recording channel, configured to apply modulation coding to parity bits of a block error-correction code. An embodiment of the communication system may have a transmitter having two different modulation encoders, one configured to apply a first modulation code to information bits and the other configured to apply a second modulation code to the parity bits that have been generated from the information bits using a block error-correction code. Alternatively or in addition, an embodiment of the communication system may have a receiver that incorporates a soft modulation codec configured to use the second modulation code in the log-likelihood-ratio space to enable decoding iterations between a sequence detector and a parity-check decoder.Type: ApplicationFiled: July 18, 2013Publication date: June 12, 2014Inventors: Elyar Eldarovich Gasanov, Pavel Anatolyevich Panteleev, Yurii Sergeevich Shutkin, Andrey Pavlovich Sokolov, Ilya Vladimirovich Neznanov
-
Patent number: 8751905Abstract: A memory device is configured to correct errors in codewords written to a memory array. Errors, if any, in a first codeword are corrected and a codeword corrector output is generated including a corrected first codeword. A data buffer receives the codeword corrector output and a first user data associated with the addressed page and generates a data buffer output including the corrected first codeword, as modified by the first user data, defined as a first codeword output. A codeword encoder receives the data buffer output and encodes the first codeword output to generate an encoded first codeword output included in a codeword encoder output. A write buffer receives the codeword encoder output and saves the same for writing to the memory array. Writing to the memory array is performed while receiving a second user data, which has a second codeword associated therewith, and correcting the second codeword.Type: GrantFiled: January 16, 2012Date of Patent: June 10, 2014Assignee: Avalanche Technology, Inc.Inventor: Siamack Nemazie
-
Patent number: 8751906Abstract: Systems and methods for adaptively operating a storage device are provided. A level of integrity of storing data in the storage device is determined. A coding scheme is selected based on the determined level of integrity of the storage device. An operation is performed on the storage device using the selected coding scheme.Type: GrantFiled: May 17, 2012Date of Patent: June 10, 2014Assignee: Marvell World Trade Ltd.Inventors: Engling Yeo, Zining Wu
-
Patent number: 8745464Abstract: Embodiments of the present disclosure describe methods, apparatus, and system configurations for providing rank-specific cyclic redundancy checks in memory systems.Type: GrantFiled: August 15, 2013Date of Patent: June 3, 2014Assignee: Intel CorporationInventors: Ramesh Subashchandrabose, Tessil Thomas, Sambaran Mitra, Debaleena Das, Kai Cheng
-
Patent number: 8739007Abstract: A method for decoding an Error Correction Code (ECC) includes accepting coefficients, including at least first and second coefficients, of an Error Locator Polynomial (ELP) that is defined over a vector space and has at least one root that is indicative of a location of an error in a set of bits, which represent data that has been encoded with the ECC. The first coefficient is represented using a first basis of the vector space, and the second coefficient is represented using a second basis of the vector space, different from the first basis. Using processing circuitry, the root of the ELP is identified by applying algebraic operations to the coefficients, such that the algebraic operations are applied to the first coefficient using the first basis, and to the second coefficient using the second basis. The error is corrected responsively to the identified root of the ELP.Type: GrantFiled: May 16, 2013Date of Patent: May 27, 2014Assignee: Apple Inc.Inventor: Micha Anholt
-
Publication number: 20140139943Abstract: Read channel circuitry comprises a decoder and error correction circuitry. The error correction circuitry is configured to calibrate a first set of filters using a read channel data signal, to determine first hard decision information regarding the read channel data signal using the calibrated first set of filters, to determine an error corrected read channel data signal using the first hard decision information, to calibrate a second set of filters using the error corrected read channel data signal, to determine second hard decision information regarding the error corrected read channel data signal using the calibrated second set of filters, and to decode the second hard decision information. The first set of filters and the second set of filters are calibrated in respective first and second calibrators.Type: ApplicationFiled: November 20, 2012Publication date: May 22, 2014Applicant: LSI CorporationInventors: Weijun Tan, Shaohua Yang
-
Patent number: 8732555Abstract: The disclosure is related to an apparatus and methods for addressing variations in bit error rates amongst data storage segments. In a particular embodiment, an apparatus includes a controller that detects variations in bit error rates amongst different segments of a plurality of segments in a storage medium. The controller also adjusts a read/write operation parameter according to the detected variations amongst the bit error rates in the plurality of segments.Type: GrantFiled: October 19, 2012Date of Patent: May 20, 2014Assignee: Seagate Technology LLCInventors: Clifford Jayson Bringas Camalig, Mui Chong Chai
-
Patent number: 8726120Abstract: A method begins with a processing module receiving an access request for the data object. The method continues by ascertaining that the data object is divided into a plurality of data segments and that plurality of data segments are dispersed storage error encoded to produce a plurality of sets of encoded data slices. The method continues by ascertaining batching of the plurality of sets of encoded data slices, wherein the plurality of sets of encoded data slices are arranged into a set of batched encoded data slices. The method continues by outputting a set of access requests for the set of batched encoded data slices to storage units of the DSN.Type: GrantFiled: October 4, 2013Date of Patent: May 13, 2014Assignee: Cleversafe, Inc.Inventors: Andrew Baptist, Ilya Volvovski, Wesley Leggette, Greg Dhuse, Jason K. Resch
-
Patent number: 8726127Abstract: A method begins by a computing device determining that dispersed storage network (DSN) memory is to be accessed regarding data. The method continues when the computing device is paired with a DSN access token module with the DSN access token module retrieving a plurality of sets of at least a threshold number of dispersed storage (DS) error coding function slices from the DSN memory via the computing device. The method continues with at least one of the computing device and the DSN access token module decoding the plurality of sets of the at least a threshold number of DS error coding function slices using a default DS error coding function to recapture a DS error coding function and executing, by one or more of the computing device and the DSN access token module, the DS error coding function to access the DSN memory regarding the data.Type: GrantFiled: January 10, 2012Date of Patent: May 13, 2014Assignee: Cleversafe, Inc.Inventors: Gary W. Grube, Timothy W. Markison, Greg Dhuse, Jason K. Resch, Ilya Volvovski, Wesley Leggette
-
Publication number: 20140129905Abstract: Various embodiments of the present inventions provide systems and methods for data processing with a flexible LDPC seed.Type: ApplicationFiled: November 6, 2012Publication date: May 8, 2014Applicant: LSI CORPORATIONInventors: Lei Chen, Shaohua Yang, Johnson Yen
-
Patent number: 8719666Abstract: A method of extraction of a key from a physical unclonable function using the states of cells of a volatile memory after a powering on, wherein: cells are read according to addresses stored in a non-volatile memory; an error-correction code corrects the read states; and, in case an error has been corrected, the address of the cell providing an erroneous state is replaced in the non-volatile memory with that of another cell providing the non-erroneous state.Type: GrantFiled: August 29, 2011Date of Patent: May 6, 2014Assignee: STMicroelectronics (Rousset) SASInventor: Fabrice Marinet
-
Patent number: 8719647Abstract: Subject matter disclosed herein relates to a memory device, and more particularly to read performance of phase change memory. During a reading process, a bias condition can be applied to a memory cell to determine the memory cell's state. The determined state of the memory cell can depend on a threshold voltage of the memory cell. The threshold voltage of the memory cell may shift over time. The shift in threshold voltage may result in read errors. The applied bias condition may be modified based on the resulting read errors.Type: GrantFiled: December 15, 2011Date of Patent: May 6, 2014Assignee: Micron Technology, Inc.Inventor: Ferdinando Bedeschi
-
Publication number: 20140115425Abstract: The disclosure is related to an apparatus and methods for addressing variations in bit error rates amongst data storage segments. In a particular embodiment, an apparatus includes a controller that detects variations in bit error rates amongst different segments of a plurality of segments in a storage medium. The controller also adjusts a read/write operation parameter according to the detected variations amongst the bit error rates in the plurality of segments.Type: ApplicationFiled: October 19, 2012Publication date: April 24, 2014Applicant: Seagate Technology LLCInventors: Clifford Jayson Bringas Camalig, Mui Chong Chai
-
Patent number: 8707123Abstract: In one embodiment a variable barrel shifter includes a shifter operable to apply a cyclic shift to each of a number of portions of a data word, a pivot circuit operable to swap sections of the data word around at least one pivot point in the data word, a first multiplexer operable to select between an input of the variable barrel shifter or an output of the pivot circuit as an input to the shifter, a second multiplexer operable to select between the input of the variable barrel shifter or an output of the shifter as an input to the pivot circuit, and a third multiplexer operable to select between the output of the shifter or the output of the pivot circuit as an output to the variable barrel shifter.Type: GrantFiled: December 30, 2011Date of Patent: April 22, 2014Assignee: LSI CorporationInventors: Dan Liu, Qi Zuo, Yong Wang, Yang Han, Shaohua Yang
-
Publication number: 20140108890Abstract: A method begins by a processing module forward error correction (FEC) encoding data to produce FEC encoded data and dividing the FEC encoded data into a set of FEC encoded words. The method continues with the processing module generating integrity information based on the data and generating a word name for an FEC encoded word of the set of FEC encoded words. The method continues with the processing module affiliating an address of allocated address space of a dispersed storage memory with the word name and storing the integrity information, the word name, and the address. The method continues with the processing module creating a write command to store the FEC encoded word at the address in the dispersed storage memory.Type: ApplicationFiled: December 16, 2013Publication date: April 17, 2014Applicant: CLEVERSAFE, INC.Inventors: Gary W. Grube, Timothy W. Markison
-
Patent number: 8694841Abstract: A method to enable defect margining of a disk drive may comprise executing a data access command on a target sector on the disk drive. Upon encountering a data access error at the target sector, an address of the target sector may be added to an error list. The address of the target sector in the error list may then be converted to a physical location on the disk drive. A thermal asperity scan may be performed at and around the physical location and, upon detecting a thermal asperity, and at least sectors around the detected thermal asperity may be margined, and the data stored within the margined sectors may be relocated. Instead of sectors, entire tracks may be margined and the data stored therein relocated to a spare or reserve location, one track at a time.Type: GrantFiled: June 20, 2012Date of Patent: April 8, 2014Assignee: Western Digital Technologies, Inc.Inventors: Heon Ho Chung, Chun Sei Tsai, Carl E. Barlow, Kenneth J. Smith
-
Patent number: 8694864Abstract: Error detection and error location determination circuitry is provided for detecting and locating soft errors in random-access-memory arrays on programmable integrated circuits. The random-access-memory arrays contain rows and columns of random-access-memory cells. Some of the cells are loaded with configuration data and produce static output signals that are used to program associated regions of programmable logic. Cyclic redundancy check error correction check bits are computed for each column of an array. The cyclic redundancy check error correction check bits are stored in corresponding columns of cells in the array. During normal operation of an integrated circuit in a system, the cells are subject to soft errors caused by background radiation strikes. The error detection and error location determination circuitry uses parallel processing to continuously monitor the data to identify the row and column location of each error.Type: GrantFiled: September 14, 2012Date of Patent: April 8, 2014Assignee: Altera CorporationInventor: Ninh D. Ngo
-
Patent number: 8694862Abstract: A data processing apparatus is provided having error code generation circuitry configured to generate an error code associated with a received data value, such that a bit change in the received data value can be known about by reference to the error code. Stored data values are stored in a data store and associated error codes are stored in an error code store. Error checking circuitry performs a verification operation on a stored data value and an associated error code to determine if an error has occurred in at least one of the stored data value and the associated error code during storage. The received data value comprises at least one additional bit with respect to the stored data value and the error checking circuitry is configured to reconstruct the at least one additional bit by reference to the stored data value and the associated error code.Type: GrantFiled: April 20, 2012Date of Patent: April 8, 2014Assignee: ARM LimitedInventors: Yiannakis Sazeides, Emre Özer, Daniel Kershaw, Jean-Baptiste Brelot
-
Publication number: 20140095961Abstract: A system is described for recovering data from a number of sectors, such as the sectors of a hard disk drive (HDD) disk platter, and so forth. The system receives data from the sectors via a read channel and uses a layered data decoder to recover data from the sectors. A memory is coupled with the processor and configured to retain data received from one or more of the sectors, e.g., in retained sector reprocessing (RSR) embodiments. The system is configured to update messages in different circulant layers of the data decoder's parity-check matrix. The system uses one message update order in a processing iteration, and different message update orders in subsequent reprocessing iterations. In some embodiments, layer reordering is used for RSR. In some embodiments, circulant reordering is used for RSR.Type: ApplicationFiled: October 3, 2012Publication date: April 3, 2014Applicant: LSI CorporationInventors: Fan Zhang, Jun Xiao
-
Patent number: 8689062Abstract: Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes: a data detector circuit, and a reliability monitor circuit. The data detector circuit is operable to apply a data detection algorithm to a data set to yield a detected output that includes soft data. The reliability monitor circuit is operable to determine a proxy error count based at least in part on the soft data, and to modify a parameter governing an operation of the data processing system based at least in part on the proxy error count.Type: GrantFiled: October 3, 2011Date of Patent: April 1, 2014Assignee: LSI CorporationInventors: Haitao Xia, Shaohua Yang, Kenneth M. Hall, Mark A. Landreth
-
Patent number: 8683297Abstract: A method includes generating a replacement default read threshold at least partially based on a default read threshold and on an updated read threshold. The method also includes sending the replacement default read threshold to the memory.Type: GrantFiled: November 2, 2011Date of Patent: March 25, 2014Assignee: SanDisk Technologies Inc.Inventors: Seungjune Jeon, Steven Cheng
-
Patent number: 8677213Abstract: An electronic device comprises an error correction coding device. The error correction coding device comprises a parity code generator. This generator is a circuit for computing a remainder polynomial by dividing a user data polynomial by a generator polynomial and generating a parity code from this remainder polynomial. This generator computes the remainder polynomial by dividing and inputting either a bit string comprising coefficients of the generator polynomial, or a bit string comprising coefficients of the generator polynomial and a bit string comprising coefficients of the generator polynomial, and dividing a minimal unit multiple times based on either a division width of the user polynomial or a division width of the user polynomial and the generator polynomial, and outputs a bit string comprising the coefficient of this remainder polynomial.Type: GrantFiled: September 16, 2011Date of Patent: March 18, 2014Assignee: Hitachi, Ltd.Inventor: Nagamasa Mizushima
-
Patent number: 8661320Abstract: A data memory is organized as a logical matrix having multiple virtual data words. Along with the physical representation of the data as being associated with physical memory cells, other virtual data words and their virtual check bits are formed that intersect (logically) with the real data word in a multi-dimensional array. Each of these virtual words can possess errors that can be quickly corrected using independent EDAC methodology. The validity of the virtual word can be used to verify the validity of a single bit in the real word thus correcting multiple bit errors.Type: GrantFiled: October 7, 2011Date of Patent: February 25, 2014Assignee: Aeroflex Colorado Springs Inc.Inventors: Matthew Von Thun, Jonathan Mabra
-
Patent number: 8656251Abstract: The disclosed embodiments provide a system that transfers data from a storage device to a host. The system includes a communication mechanism that receives a request to read a set of blocks from the host. Next, upon reading each block from the set of blocks from the storage device, the communication mechanism transfers the block over an interface with the host. The system also includes an error-detection apparatus that performs error detection on the block upon reading the block, and an error-correction apparatus that performs error correction on the block if an error is detected in the block. The communication mechanism may then retransfer the block to the host after the error is removed from the block.Type: GrantFiled: September 2, 2011Date of Patent: February 18, 2014Assignee: Apple Inc.Inventors: Christopher J. Sarcone, David G. Conroy, Jim Keller
-
Patent number: 8654621Abstract: A data recovery method includes the following steps. Firstly, plural sampling values are classified into a first group, a second group, a third group and a fourth group. A first channel estimation value and a second channel estimation value are generated according to the sampling values of the second group and the third group. A judging step is performed to judge whether a first sampling value of the first group is lower than the first channel estimation value or a second sampling value of the fourth group is higher than the second channel estimation value. If the judging condition is satisfied, a polarity of the first sampling value or the second sampling value is changed and then the plural sampling values are outputted. If the judging condition is not satisfied, the plural sampling values are directly outputted.Type: GrantFiled: November 23, 2011Date of Patent: February 18, 2014Assignee: Sunplus Technology Co., Ltd.Inventors: Yen-Chien Cheng, Yung-Chi Yang, Zheng-Xiong Chen
-
Patent number: 8645795Abstract: The present invention provides a nonvolatile semiconductor memory device that can optimize a timing of performing an error detection and correction process to shorten a processing time. Upon receiving a write request to a memory cell array including a variable resistive element where information is stored based on a resistance state of a variable resistor, an input/output buffer outputs write data to a write control unit and an ECC control unit. The write control unit performs a data write process of writing divided data, obtained by dividing the write data into a predetermined number of data, to the databanks. The ECC control unit generates a first error correction code by performing an error correction code generation process to the write data or the divided data, in parallel with the data write process. The write control unit performs a code write process of writing first test data into an ECC bank.Type: GrantFiled: May 3, 2012Date of Patent: February 4, 2014Assignee: Sharp Kabushiki KaishaInventors: Kazuya Ishihara, Yoshiaki Tabuchi
-
Patent number: 8645798Abstract: The parallel RS-RAID data storage architecture can aggregate that data and checksums within each cluster into intermediate or partial sums that are transferred or distributed to other clusters. The use of intermediate data symbols, intermediate checksum symbols, cluster configuration information on the assignment of data storage devices to clusters and the operational status of data storage devices, and the like, can reduce the computational burden and latency for the error correction calculations while increasing the scalability and throughput of the parallel RS-RAID distributed data storage architecture.Type: GrantFiled: January 22, 2013Date of Patent: February 4, 2014Assignee: Marvell World Trade Ltd.Inventor: Arvind Pruthi
-
Patent number: 8640007Abstract: A test system including a storage device and a protocol analyzer coupled to the storage device. The storage device can include a diagnostic data transmission unit configured to transmit diagnostic data related to an operation of the storage device, and a host interface unit including a first selector configured to receive idle characters and the diagnostic data, wherein the first selector selectively transmits the idle characters or the diagnostic data. The protocol analyzer can be configured to autonomously receive the idle characters or the diagnostic data via the host interface unit.Type: GrantFiled: September 29, 2011Date of Patent: January 28, 2014Assignee: Western Digital Technologies, Inc.Inventor: Martin E. Schulze
-
Patent number: 8631311Abstract: A method for recovering data is disclosed. A sensed analog signal is converted into digital samples using an analog-to-digital converter (ADC). The digital samples are processed into processed digital samples using a first filter. The processed digital samples are decoded into decoded data. Whether the decoded data is acceptable is then determined. The processed digital samples are fed back to the first filter using a reprocessing circuit such that the processed digital samples are reprocessed into reprocessed digital samples in the event that the decoded data is unacceptable. A set of reprocessing coefficients is provided for the first filter to reprocess the processed digital samples.Type: GrantFiled: April 23, 2012Date of Patent: January 14, 2014Assignee: SK hynix memory solutions inc.Inventors: Kai Keung Chan, Yu Kou, Xin-Ning Song, Wing Hui
-
Patent number: 8627179Abstract: Reproduction of encoded data which includes a split-mark. FIR data corresponding to split-mark and FIR data affected by the split-mark due to inter-symbol-interference are identified. FIR data corresponding to the split-mark is removed from the received FIR data. Recovered data is created by removing incorrect inter-symbol-interference from the FIR data due to the split-mark, and adding correct inter-symbol-interference from codeword bits. The recovered data is stitched together with data unaffected by split-mark data.Type: GrantFiled: November 26, 2012Date of Patent: January 7, 2014Assignee: Marvell International Ltd.Inventors: Zining Wu, Gregory Burd, Nitin Nangare
-
Patent number: 8627177Abstract: A method begins with a processing module determining a retrieval threshold for retrieving a set of encoded data slices from a dispersed storage network (DSN). The set of encoded data slices represents data encoded using a dispersed storage error encoding function having a number of encoded data slices in the set of encoded data slices equal to or greater than a decode threshold and the retrieval threshold is equal to or greater than the decode threshold. The method continues with the processing module issuing data retrieval requests to the DSN for the set of encoded data slices and receiving encoded data slices of the set of encoded data slices to produce received encoded data slices. The method continues with the processing module decoding the received encoded data slices to recapture the data when a number of received encoded data slices compares favorably to the retrieval threshold.Type: GrantFiled: May 20, 2013Date of Patent: January 7, 2014Assignee: Cleversafe, Inc.Inventors: Greg Dhuse, Ilya Volvovski, Andrew Baptist, Sebastien Vas, Zachary J. Mark
-
Patent number: 8627180Abstract: Memory controllers having a data buffer coupled to receive and hold data from a memory device, and an Error Correction Code (ECC) generator/checker coupled to the data buffer. The ECC generator/checker is configured to generate ECC codes for the data and to compare the generated ECC codes with ECC codes received with the data. The memory controllers are configured to permit different ECC coverage area sizes and/or different ECC code types for different portions of the memory device.Type: GrantFiled: February 15, 2013Date of Patent: January 7, 2014Assignee: Micron Technology, Inc.Inventor: William H. Radke
-
Patent number: 8621271Abstract: A method begins by a processing module identifying a memory device having an expired useable memory life with respect to a legacy storage protocol. The method continues with the processing module extracting data from the memory device. The method continues with the processing module reprovisioning the memory device from the legacy storage protocol to a dispersed storage error coding storage protocol.Type: GrantFiled: August 5, 2011Date of Patent: December 31, 2013Assignee: Cleversafe, Inc.Inventors: Gary W. Grube, Timothy W. Markison, Jason K. Resch
-
Patent number: 8601348Abstract: Provided are a method, system, and article of manufacture for error checking addressable blocks in storage. Addressable blocks of data are stored in a storage in stripes, wherein each stripe includes a plurality of data blocks for one of the addressable blocks and at least one checksum block including checksum data for the addressable block. A write request is received to modify data in one of the addressable blocks. The write and updating the checksum are performed in the stripe having the modified addressable block. An indication is made to perform an error checking operation on the stripe for the modified addressable block in response to the write request, wherein the error checking operation reads the data blocks and the checksum in the stripe to determine if the checksum data is accurate. An error handling operation is initiated in response to determining that the checksum data is not accurate.Type: GrantFiled: January 15, 2013Date of Patent: December 3, 2013Assignee: International Business Machines CorporationInventors: James L. Hafner, David R. Kahler, Robert A. Kubo, David F. Mannenbach, Karl A. Nielsen, James A. O'Connor, Richard B. Stelmach, Krishnakumar R. Surugucchi
-
Patent number: 8595572Abstract: A data storage device may include an interface that is arranged and configured to interface with a host, a command bus, multiple memory devices that are operably coupled to the command bus and a controller that is operably coupled to the interface and to the command bus. The controller may be arranged and configured to receive a read metadata command for a specified one of the memory devices from the host using the interface, read metadata from the specified memory device and communicate the metadata to the host using the interface.Type: GrantFiled: April 7, 2010Date of Patent: November 26, 2013Assignee: Google Inc.Inventors: Albert T. Borchers, Andrew T. Swing, Robert S. Sprinkle, Jason W. Klaus
-
Patent number: 8583990Abstract: An apparatus and associated method provided for a plurality of storage elements arranged and concurrently accessible in an array. A controller executes programming instructions stored in memory to append an error correction code (ECC) block to a first data block and to store the first data block with appended ECC block in a first storage element of the plurality, the appended ECC block associated with a second data block other than the first data block.Type: GrantFiled: November 30, 2011Date of Patent: November 12, 2013Assignee: Spectra Logic CorporationInventor: Matthew Thomas Starr
-
Patent number: 8583991Abstract: Embodiments of the present invention provide high density, multi-level memory. Thus, various embodiments of the present invention provide a memory apparatus in accordance with various embodiments of the present invention includes a memory block comprising a plurality of cells, each cell adapted to operate with multi-level signal. Such a memory apparatus also includes a channel block adapted to code data values in accordance with a coding scheme that favorably effects a distribution of the multi-levels of the multi-level signals, and to output the corresponding multi-level signals of the coded data values to the memory block. Other embodiments may be described and claimed.Type: GrantFiled: July 5, 2012Date of Patent: November 12, 2013Assignee: Marvell International Ltd.Inventors: Pantas Sutardja, Zining Wu, Toai Doan, Aditya Ramamoorthy
-
Patent number: 8583989Abstract: An input/output processing method includes generating and storing at least one address control word (ACW) including a data check word generation field and/or a data check word save field in local channel memory of a channel subsystem, and generating and forwarding to a network interface an address control structure specifying a location in the local channel memory of a corresponding ACW. The method also includes, responsive to a data transfer request, storing the at least one data check word in the data check word save field and routing the data to a host memory location specified by the corresponding ACW responsive to performing a check of the data and determining that the data has not been corrupted, or retrieving the data based on the corresponding ACW, generating and appending at least one data check word and routing the data and the at least one data check word to the interface.Type: GrantFiled: October 22, 2012Date of Patent: November 12, 2013Assignee: International Business Machines CorporationInventors: Clinton E. Bubb, Daniel F. Casper, John R. Flanagan
-
Patent number: 8583988Abstract: A computer program product for performing input/output (I/O) processing is provided. The computer program product is configured to perform: obtaining information relating to an I/O operation at a channel subsystem; generating and storing in local channel memory at least one address control word (ACW) specifying one or more host memory locations for data transfer and including a data check word generation field and/or a data check word save field; responsive to receiving an input data transfer request including at least one data check word, storing the at least one data check word in the data check word save field and performing a check of the data to determine whether the data has been corrupted; and responsive to receiving an output data transfer, generating at least one data check word based on the data check word generation field and appending the at least one data check word to the data.Type: GrantFiled: June 1, 2011Date of Patent: November 12, 2013Assignee: International Business Machines CorporationInventors: Clinton E. Bubb, Daniel F. Casper, John R. Flanagan
-
Patent number: 8578246Abstract: Methods and apparatus are provided for recording input data in q-level cells of solid-state memory (2), where q>2. Input data words are encoded as respective codewords, each having a plurality of symbols. The coding scheme is such that each symbol can take one of q values corresponding to respective predetermined levels of the q-level cells, and each of the possible input data words is encoded as a codeword with a unique sequence of relative symbol values. The symbols of each codeword are then recorded in respective cells of the solid-state memory by setting each cell to the level corresponding to the recorded symbol value. Input data is thus effectively encoded in the relative positions of cell levels, providing resistance to certain effects of drift noise.Type: GrantFiled: April 29, 2011Date of Patent: November 5, 2013Assignee: International Business Machines CorporationInventors: Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
-
Publication number: 20130290812Abstract: A semiconductor memory chip including error correction circuitry configured to receive data words from an external device, each data word comprising a binary number of data bits, and configured to error encode each data word to form a corresponding coded word comprising a non-binary number of data bits including the data bits of the data word and a plurality of error correction code bits. At least one memory cell array is configured to receive and store the coded word and partitioned based on the non-binary number of bits of the coded word so as to have a non-binary number of wordlines and provide the memory chip with an aspect ratio other than a 2:1 aspect ratio.Type: ApplicationFiled: June 25, 2013Publication date: October 31, 2013Inventor: Thomas Vogelsang
-
Patent number: 8572464Abstract: A recording and/or reproducing method, a recording and/or reproducing apparatus, and a computer readable recording medium storing a program for performing the method. A recording unit block in which invalid data is partially padded is written on an information storage medium along with padding information indicating that the invalid data is included in the recording unit block. The padding information is useful in determining whether the recording unit block includes the padding data. Accordingly, unnecessary retrial processes of a drive system are reduced such that the performance of the drive system is improved and error correction capability is enhanced.Type: GrantFiled: June 14, 2010Date of Patent: October 29, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-hee Hwang, Jung-wan Ko
-
Patent number: 8566675Abstract: Methods and apparatus to facilitate determining or selecting a depth of error detection and/or error correction coverage, and detecting and/or correcting errors in data in accordance with the determined or selected depth of error detection and/or error correction coverage.Type: GrantFiled: June 14, 2010Date of Patent: October 22, 2013Assignee: Micron Technology, Inc.Inventor: William H. Radke