Solid State Memory Patents (Class 714/773)
-
Patent number: 8996960Abstract: Techniques for operating a DIMM apparatus. The apparatus comprises a plurality of DRAM devices numbered from 0 through N?1, where N is an integer greater than seven (7), each of the DRAM devices is configured in a substrate module; a buffer integrated circuit device comprising a plurality of data buffers (DB) numbered from 0 through N?1, where N is an integer greater than seven (7), each of the data buffers corresponds to one of the DRAM devices; and a plurality of error correcting modules (“ECMs”) associated with the plurality of DRAM devices.Type: GrantFiled: March 12, 2013Date of Patent: March 31, 2015Assignee: Inphi CorporationInventors: Nirmal Raj Saxena, David Wang, Hamid Rategh, Lawrence Tse
-
Patent number: 8996956Abstract: A semiconductor device includes a memory region configured to include a plurality of banks and a redundancy region within each of the banks and an error check and correction (ECC) region configured to detect an address of the memory region at which an error has occurred and correct a defect of the memory region by replacing the address at which the error has occurred with a redundancy line of the redundancy region based on address information.Type: GrantFiled: December 11, 2012Date of Patent: March 31, 2015Assignee: SK Hynix Inc.Inventors: Hyung Gyun Yang, Hyung Dong Lee, Yong Kee Kwon, Young Suk Moon
-
Patent number: 8996936Abstract: A method of correcting stored data includes reading data stored in a portion of a nonvolatile memory. The method includes, for each particular bit position of the read data, updating a count of data error instances associated with the particular bit position in response to detecting that the read data differs from a corresponding reference value of the particular bit position. The reading of the first portion and the updating of the counts of data error instances are performed for a particular number of repetitions. The method includes identifying each bit position having an associated count of data error instances equal to the particular number of repetitions as a recurring error bit position.Type: GrantFiled: January 23, 2012Date of Patent: March 31, 2015Assignee: Sandisk Technologies Inc.Inventor: Saravanakumar Sevugapandian
-
Publication number: 20150089329Abstract: A memory having variable size blocks of failed memory addresses is connected to a TCAM storing data values of ranges of addresses in the memory. The ranges of addresses correspond to virtual addresses that, in combination with an offset, point away from failed memory addresses. A reduction circuit connected to the TCAM produces an output for each programmed range of addresses based on a virtual address. A priority encoder, connected to the reduction circuit, selects a first range from the reduction circuit and passes the first range to a random-access memory (RAM). Responsive to the virtual address bring an address in one of the ranges of addresses, the priority encoder passes the first range containing the virtual address to the RAM, which passes a corresponding offset value to the Adder based on the first range. The Adder calculates a physical memory address directing the virtual address to a functional memory location.Type: ApplicationFiled: September 26, 2013Publication date: March 26, 2015Applicant: International Business Machines CorporationInventors: John E. Barth, JR., Srivatsan Chellappa, Dean L. Lewis
-
Publication number: 20150089330Abstract: Systems and method relating generally to data processing, and more particularly to systems and methods for recovering data from a solid state memory.Type: ApplicationFiled: October 7, 2013Publication date: March 26, 2015Applicant: LSI CorporationInventors: Haitao Xia, Fan Zhang, Shu Li, Jun Xiao
-
Patent number: 8990660Abstract: In a data processing system having a plurality of error coding function circuitries, a method includes receiving an address which indicates a first storage location for storing a first data value; using a first portion of the address to select one of the plurality of error coding function circuitries as a selected error coding function circuitry; and using the selected error coding function circuitry to generate a first checkbit value, wherein the selected error coding function circuitry uses the first data value to generate the first checkbit value. When the first portion of the address has a first value, a first one of the plurality of error coding function circuitries is selected as the selected error coding function circuitry. When the first portion of the address has a second value, a second one of the plurality of error coding function circuitries is selected as the selected error coding function circuitry.Type: GrantFiled: September 13, 2010Date of Patent: March 24, 2015Assignee: Freescale Semiconductor, Inc.Inventor: William C. Moyer
-
Patent number: 8990658Abstract: Data that are stored in cells of a multi-bit-per cell memory, according to a systematic or non-systematic ECC, are read and corrected (systematic ECC) or recovered (non-systematic ECC) in accordance with estimated probabilities that one or more of the read bits are erroneous. In one method of the present invention, the estimates are a priori. In another method of the present invention, the estimates are based only on aspects of the read bits that include significances or bit pages of the read bits. In a third method of the present invention, the estimates are based only on values of the read bits. Not all the estimates are equal.Type: GrantFiled: March 11, 2009Date of Patent: March 24, 2015Assignee: Ramot at Tel Aviv University Ltd.Inventors: Simon Litsyn, Idan Alrod, Eran Sharon, Mark Murin, Menahem Lasser
-
Patent number: 8990659Abstract: A method for data storage includes storing data, which is encoded with an Error Correction Code (ECC), in a group of analog memory cells by writing respective first storage values to the memory cells in the group. After storing the data, respective second storage values are read from the memory cells in the group, and the read second storage values are processed so as to decode the ECC. Responsively to a failure in decoding the ECC, one or more of the second storage values that potentially caused the failure are identified as suspect storage values. Respective third storage values are re-read from a subset of the memory cells that includes the memory cells holding the suspect storage values. The ECC is re-decoded using the third storage values so as to reconstruct the stored data.Type: GrantFiled: July 14, 2014Date of Patent: March 24, 2015Assignee: Apple Inc.Inventors: Uri Perlmutter, Naftali Sommer, Ofir Shalvi
-
Publication number: 20150082124Abstract: An apparatus comprising a memory and a controller. The memory may be configured to process a plurality of read/write operations. The memory may comprise a plurality of memory modules each having a size less than a total size of the memory. The controller may be configured to write user data using a redundancy scheme. Information about the redundancy is (i) stored in a location separate from the data and (ii) used to recover potentially corrupted user data.Type: ApplicationFiled: October 3, 2013Publication date: March 19, 2015Applicant: LSI CorporationInventors: Alex G. Tang, Leonid Baryudin
-
Publication number: 20150082125Abstract: An object of the present invention is to realize a highly reliable long-life information processor capable of high-speed operation and easy to handle. The processor includes a semiconductor device comprising a nonvolatile memory device including a plurality of overwritable memory cells, and a control circuit device for controlling access to the nonvolatile memory device. The control circuit device sets assignments of second addresses to the nonvolatile memory device independently of first addresses externally supplied, such that the physical disposition of part of the memory cells used for writing of first data to be written externally supplied is one of the first to (N+1)th of every (N+1) memory cells (N: a natural number) at least in one direction.Type: ApplicationFiled: November 20, 2014Publication date: March 19, 2015Inventor: Seiji MIURA
-
Patent number: 8984367Abstract: Integrated circuits with memory circuitry may include error detection circuitry and error correction circuitry. The error detection circuitry may be used to detect soft errors in the memory circuitry. The error detection circuitry may include logic gates that are used to perform parity checking. The error detection circuitry may have an interleaved structure to provide interleaved data bit processing, may have a tree structure to reduce logic gate delays, and may be pipelined to optimize performance. The memory circuitry may be loaded with interleaved parity check bits in conjunction with the interleaved structure to provide multi-bit error detection capability. The parity check bits may be precomputed using design tools or computed during device configuration. In response to detection of a memory error, the error correction circuitry may be used to scan desired portions of the memory circuitry and to correct the memory error.Type: GrantFiled: February 25, 2011Date of Patent: March 17, 2015Assignee: Altera CorporationInventors: Paul B. Ekas, David Lewis
-
Patent number: 8984374Abstract: A storage system has a RAID group configured by storage media, a system controller with a processor, a buffer memory coupled to storage devices and the processor by a communication network, and a cache memory coupled to the processor and the buffer memory by the network. A processor that stores first data, which is related to a write request from a host computer, in a cache memory, specifies a first storage device for storing data before update, which is data obtained before updating the first data, and transfers the first data to the specified first storage device. A first device controller transmits the first data and second data based on the data before update, from the first storage device to the system controller. The processor stores the second data in the buffer memory, specifies a second storage device, and transfers the stored second data to the specified second storage device.Type: GrantFiled: April 27, 2012Date of Patent: March 17, 2015Assignee: Hitachi, Ltd.Inventor: Tomohiro Yoshihara
-
Patent number: 8984353Abstract: A method of testing the operational margin of an information storage device having marked random variations, and an information storage device having the function of self-diagnosing the operational margin, are provided. The test method includes testing an information storage device including a plurality of memory bits as the test condition is set so as to be outside a range of conditions that may be presupposed in real use of the information storage device and of counting the number of memory bits that fail in operation. The test method also includes verifying the size of the operational margin of the information storage device based on the count value. The test condition is made severe and the reference value is set to a fairly large value to enable the operational margin against the noise to be tested highly accurately.Type: GrantFiled: January 20, 2011Date of Patent: March 17, 2015Assignee: Renesas Electronics CorporationInventor: Kiyoshi Takeuchi
-
Publication number: 20150074496Abstract: According to one embodiment, a memory controller is provided, the memory controller including an encoding unit that performs 1st stage error-correction coding on 1st data, performs 2nd stage error-correction coding on 2nd data, and performs 3rd stage error-correction coding on 3rd data, wherein the 1st data includes 4 sub-unit data included in 1st unit data, the 2nd data includes 4 sub-unit data included in the 1st and 2nd unit data, and the 3rd data includes 4 sub-unit data included in the 1st to 4th unit data.Type: ApplicationFiled: March 6, 2014Publication date: March 12, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Osamu TORII, Naoaki Kokubun
-
Patent number: 8977933Abstract: A method for providing data protection for data stored within a Random Access Memory element. The method comprises receiving data to be written to memory, dividing the received data into a plurality of data sections, applying error correction codes to the data sections to form codeword sections, interleaving the codeword sections to form an interleaved data codeword, and writing within a single clock cycle the interleaved data codeword to memory.Type: GrantFiled: June 11, 2010Date of Patent: March 10, 2015Assignee: Freescale Semiconductor, Inc.Inventor: Henri Cloetens
-
Patent number: 8977932Abstract: At least one implementation herein enables interleaver and deinterleaver buffer modification during Showtime. That is, at least one implementation herein enables a multicarrier controller apparatus to reallocate interleaver and deinterleaver buffer memory to accommodate data rate changes in the upstream and downstream communication channels.Type: GrantFiled: September 7, 2012Date of Patent: March 10, 2015Assignee: Lantiq Deutschland GmbHInventor: Dietmar Schoppmeier
-
Publication number: 20150067449Abstract: A memory system includes a flash subsystem for storing data identified by page numbers. The memory system further includes a central processing unit (CPU), and a flash controller coupled to the CPU, the CPU being operable to pair a lower with an upper page. Further included in the memory system is a buffer including a page of data to be programmed in a block of the flash subsystem, wherein split segments of pages are formed and concatenated with split error correcting code (ECC), the ECC having a code rate associated therewith.Type: ApplicationFiled: November 11, 2014Publication date: March 5, 2015Inventors: Siamack Nemazie, Anilkumar Mandapuram
-
Publication number: 20150067447Abstract: An embodiment relates to a method for data processing that includes reading data, the data comprising overhead information and payload information, and determining a state of each portion of the data, wherein the state is one of a first binary state, a second binary state, and an undefined state. The method also includes decoding at least one portion of data that has an undefined state based on its location and based on the overhead information.Type: ApplicationFiled: September 5, 2013Publication date: March 5, 2015Applicant: Infineon Technologies AGInventors: Jan Otterstedt, Rainer Goettfert
-
Publication number: 20150067448Abstract: In a method of operating a memory device, a command and a first address from a memory controller are received. A read code word including a first set of data corresponding to the first address, a second set of data corresponding to a second address and a read parity data is read from a memory cell array of the memory device. Corrected data are generated by operating error checking and correction (ECC) using an ECC circuit based on the read cord word.Type: ApplicationFiled: June 16, 2014Publication date: March 5, 2015Inventors: Jong-Pil SON, Young-Soo SOHN, Uk-Song KANG, Chul-Woo PARK, Jung-Hwan CHOI, Won-Il BAE, Kyo-Min SOHN
-
Publication number: 20150067450Abstract: A solid state disk controller apparatus comprises a first port; a second port having a plurality of channels; a central processing unit connected to a CPU bus; a buffer memory configured to store data to be transferred from the second port to the first port and from the first port to the second port; a buffer controller/arbiter block connected to the CPU bus and configured to control read and write operations of the buffer memory based on a control of the central processing unit; a first data transfer block connected between the first port and the buffer controller/arbiter block and configured to transfer data to be stored/read in/from the buffer memory bypassing the CPU bus; and a second data transfer block connected between the second port and the buffer controller/arbiter block and configured to transfer data to be stored/read in/from the buffer memory bypassing the CPU bus.Type: ApplicationFiled: November 17, 2014Publication date: March 5, 2015Inventor: Dong-Ryul Ryu
-
Patent number: 8972653Abstract: A memory management method and a memory controller and a memory storage apparatus using the same are provided. The method includes applying different detection biases to read data stored in physical pages of a rewritable non-volatile memory module and calculating the number of error bits according the read data. The method further includes estimating a value of a wearing degree of each physical page according to the calculated number of error bits and operating the rewritable non-volatile memory module according to the value of the wearing degree of each physical page. Accordingly, the method can effectively identify the wearing degree of the rewritable non-volatile memory module and operate the rewritable non-volatile memory module by applying a corresponding management mechanism, so as to prevent data errors.Type: GrantFiled: January 25, 2013Date of Patent: March 3, 2015Assignee: Phison Electronics Corp.Inventor: Wei Lin
-
Patent number: 8972837Abstract: Methods and apparatus are provided for reading and writing data in q-level cells of solid-state memory, where q>2. Input data is encoded into codewords having N qary symbols, wherein the symbols of each codeword satisfy a single-parity-check condition. Each symbol is written in a respective cell of the solid state memory by setting the cell to a level dependent on the qary value of the symbol. Memory cells are read to obtain read signals corresponding to respective codewords. The codewords corresponding to respective read signals are detected by relating the read signals to a predetermined set of N-symbol vectors of one of which each possible codeword is a permutation.Type: GrantFiled: December 17, 2012Date of Patent: March 3, 2015Assignee: International Business Machines CorporationInventors: Thomas Mittelholzer, Nikolaos Papandreou, Charalampos Pozidis
-
Patent number: 8972776Abstract: An apparatus includes a non-volatile memory and a controller. The non-volatile memory includes a plurality of R-blocks. The controller is coupled to the non-volatile memory. The controller is configured to (i) write data using the R-blocks as a unit of allocation and (ii) perform recycling operations selectively on either an entire one of the R-blocks or a portion less than all of one of the R-blocks.Type: GrantFiled: March 7, 2013Date of Patent: March 3, 2015Assignee: Seagate Technology, LLCInventors: Leonid Baryudin, Alex G. Tang, Earl T. Cohen
-
Patent number: 8972824Abstract: Apparatus and methods provide relatively low uncorrectable bit error rates, low write amplification, long life, fast and efficient retrieval, and efficient storage density such that a solid-state drive (SSD) can be implemented using relatively inexpensive MLC Flash for an enterprise storage application.Type: GrantFiled: May 22, 2012Date of Patent: March 3, 2015Assignee: PMC-Sierra, Inc.Inventors: Philip L. Northcott, Peter Dau Geiger, Jonathan Sadowsky
-
Patent number: 8972821Abstract: An electronic circuit includes a microcontroller processor (410), a peripheral (420) coupled with the processor, an endian circuit (470) coupled with the processor and the peripheral to selectively provide different endianess modes of operation, and a detection circuit (140) to detect a failure to select a given endianess, whereby inadvertent switch of endianess due to faults is avoided. Other circuits, devices, systems, methods of operation and processes of manufacture are also disclosed.Type: GrantFiled: December 20, 2011Date of Patent: March 3, 2015Assignee: Texas Instruments IncorporatedInventors: Yanyang Xiao, Alexandre Pierre Palus, Karl Friedrich Greb, Kevin Patrick Lavery, Paul Krause
-
Publication number: 20150058698Abstract: A storage module may include a NAND-type flash memory array and one or more controllers configured to increase gate bias voltage levels applied to gates in the memory array to overcome possible gate shorts and recover data identified as being uncorrectable. The increased gate bias voltages may be applied to gates of a single type of transistor or to different types of transistors in the memory array, including drain select transistors, source select transistors, or floating gate transistors.Type: ApplicationFiled: August 23, 2013Publication date: February 26, 2015Inventors: Dana Lee, Abhijeet Manohar
-
Publication number: 20150058701Abstract: Provided is a flash memory controller and a method for transmitting data between flash memories. The method includes: implementing parallel processing in a manner of separating data transmission from error detection processing, and performing delayed acknowledgment on correctness of data transmitted to a target flash memory. In addition, an error detection unit performs correction processing on data in which an error occurs, and performs an update with correct data after correction and overwrites erroneous data in a buffer of the flash memory.Type: ApplicationFiled: September 27, 2012Publication date: February 26, 2015Applicant: Memoright (WUHAN) Co., Ltd.Inventors: Jipeng Xing, Wenjie Huo
-
Publication number: 20150058699Abstract: An embodiment of a method for accessing a storage unit of a flash memory, performed by a processing unit, includes at least the following steps. A multiplexer is controlled to couple a DRAM (Dynamic Random Access Memory) to a buffer. A DMA (Direct Memory Access) controller is directed to store a message of the DRAM to the buffer through the multiplexer and to output the message of the DRAM to a RAID-encoding (Redundant Array of Independent Disk-encoding) unit in multiple batches. After a first condition is satisfied, the processing unit controls the multiplexer to couple the RAID-encoding unit to the buffer and directs the RAID-encoding unit to output a vertical ECC (Error Correction Code) to the buffer through the multiplexer in at least one batch.Type: ApplicationFiled: July 14, 2014Publication date: February 26, 2015Inventor: Tsung-Chieh Yang
-
Publication number: 20150058702Abstract: A memory controller includes an encoder, a modulator, and a demodulator. A nonvolatile memory includes memory cells, each programmable to one of three or more levels. According to first encoded data, the modulator programs a first subset of the memory cells to a first of the levels and a second subset of the memory cells to a second of the levels. Measurable values of the first subset are characterized by a first probability density function having a first width. Measurable values of the second subset are characterized by a second probability density function having a second width. The first width is greater than the second width. The encoder generates the first encoded data based on input data such that the first subset is smaller than the second subset. The demodulator is configured to output second encoded data in response to measurable values of the memory cells.Type: ApplicationFiled: October 3, 2014Publication date: February 26, 2015Inventors: Aditya Ramamoorthy, Zining Wu, Pantas Sutardja
-
Publication number: 20150058700Abstract: An embodiment of a method for accessing a storage unit of a flash memory, performed by a processing unit, includes at least the following steps. After all messages within a RAID (Redundant Array of Independent Disk) group are programmed, it is determined whether a vertical ECC (Error Correction Code) within the RAID group has been generated. The processing unit directs a DMA (Direct Memory Access) controller to obtain the vertical ECC from a DRAM (Dynamic Random Access Memory) and store the vertical ECC to a buffer when the vertical ECC within the RAID group has been generated, thereby enabling the vertical ECC to be programmed to the storage unit.Type: ApplicationFiled: July 15, 2014Publication date: February 26, 2015Inventors: Tsung-Chieh Yang, Yang-Chih Shen, Sheng-I Hsu
-
Publication number: 20150058697Abstract: A nonvolatile memory device includes a plurality of memory regions, and a memory controller that controls data transfer operations to and from the memory regions. When generating an error checking and correcting code (ECC) for data including a plurality of data units and writing the data and the ECC in at least one of a plurality of memory regions, the memory controller acquires ECC information and adjusts a size of the data units and a size of the ECC on the basis of the acquired ECC information, to form a plurality of data frames each including the data unit and the ECC for the data unit.Type: ApplicationFiled: August 22, 2013Publication date: February 26, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Kiyotaka IWASAKI
-
Patent number: 8966342Abstract: Data that are stored in cells of a multi-bit-per cell memory, according to a systematic or non-systematic ECC, are read and corrected (systematic ECC) or recovered (non-systematic ECC) in accordance with estimated probabilities that one or more of the read bits are erroneous. In one method of the present invention, the estimates are a priori. In another method of the present invention, the estimates are based only on aspects of the read bits that include significances or bit pages of the read bits. In a third method of the present invention, the estimates are based only on values of the read bits. Not all the estimates are equal.Type: GrantFiled: March 11, 2009Date of Patent: February 24, 2015Assignee: Ramot at Tel Aviv University Ltd.Inventors: Simon Litsyn, Idan Alrod, Eran Sharon, Mark Murin, Menahem Lasser
-
Patent number: 8966343Abstract: A solid-state storage retention monitor determines whether user data in a solid-state device is in need of a scrubbing operation. One or more reference blocks may be programmed with a known data pattern, wherein the reference block(s) experiences substantially similar P/E cycling, storage temperature, storage time, and other conditions as the user blocks. The reference blocks may therefore effectively represent data retention properties of the user blocks and provide information regarding whether/when a data refreshing operation is needed.Type: GrantFiled: August 21, 2012Date of Patent: February 24, 2015Assignee: Western Digital Technologies, Inc.Inventors: Mei-Man L. Syu, Jui-Yao Yang, Dengtao Zhao
-
Patent number: 8966344Abstract: A data protecting method, a memory controller, and a memory storage device are provided. The data protecting method includes following steps. A first flush command and a first write command instructing to write a first data are received from a host system. A first error correcting code and a corresponding second error correcting code having different protection capabilities are generated according to the first data. A second write command instructing to write a second data is received. After the first write command is received, a second flush command is received from the host system, and the second error correcting code corresponding to the first data is then written into a rewritable non-volatile memory module. A second error correcting code corresponding to the second data is not generated or is generated but not written into the rewritable non-volatile memory module. Thereby, data from the host system is protected.Type: GrantFiled: August 2, 2013Date of Patent: February 24, 2015Assignee: Phison Electronics Corp.Inventor: Ming-Jen Liang
-
Patent number: 8966341Abstract: A method includes a DSN access token module retrieving one or more sets of at least a threshold number of dispersed storage (DS) error coding function slices from the DSN memory via the computing device. The method continues with the computing device and/or the DSN access token module decoding the one or more sets of the at least a threshold number of DS error coding function slices using a default DS error coding function to recapture a DS error coding function. The method continues with the computing device and/or the DSN access token module generating a plurality of sets of data access requests in accordance with the DS error coding function. The method continues with the computing device sending the plurality of sets of data access requests to the DSN memory.Type: GrantFiled: May 13, 2014Date of Patent: February 24, 2015Assignee: Cleversafe, Inc.Inventors: Gary W. Grube, Timothy W. Markison, Greg Dhuse, Jason K. Resch, Ilya Volvovski, Wesley Leggette
-
Publication number: 20150052417Abstract: According to an embodiment, a memory system includes multiple nonvolatile memories to/from each of which data can be written/read independently of one another; and a controller configured to control writing of data to and reading of data from the nonvolatile memories. Each of the nonvolatile memories includes a data storage including a normal data storage area for storing the data and a redundant data storage area for writing the data avoiding defect positions in the normal data storage area; and a defect information storage configured to store defect information indicating information on a defect of the data storage included in another nonvolatile memory different from the present nonvolatile memory.Type: ApplicationFiled: August 14, 2014Publication date: February 19, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Yohei HASEGAWA, Shigehiro Asano, Tokumasa Hara
-
Publication number: 20150052416Abstract: Method and apparatus for managing data in a memory, such as a flash memory array. In accordance with some embodiments, a test pattern is written to a selected block of solid-state non-volatile memory cells. The test pattern is read from the selected block and a total number of read errors is identified. A data retention time is determined in response to the total number of read errors and an elapsed time interval between the writing of the test pattern and the reading of the test pattern. Data in a second block of the solid-state non-volatile memory cells are thereafter refreshed in relation to the determined data retention time.Type: ApplicationFiled: August 16, 2013Publication date: February 19, 2015Applicant: Seagate Technology LLCInventors: Thomas R. Prohofsky, Darren E. Johnston
-
Publication number: 20150052415Abstract: A data storage device includes a nonvolatile memory device; and a controller suitable for controlling an operation of the nonvolatile memory device in response to a request from an external device, wherein the controller comprises a victim block setup unit suitable for setting a victim block for performing a merge operation, based on an error count, which is detected when a read operation of the nonvolatile memory device is performed, and for storing information of the victim block.Type: ApplicationFiled: November 15, 2013Publication date: February 19, 2015Applicant: SK hynix Inc.Inventors: Gi Pyo UM, Jong Ju PARK
-
Patent number: 8959411Abstract: A semiconductor memory device includes a plurality of detecting code generators configured to generate a plurality of detecting codes to detect errors in a plurality of data items, respectively, a plurality of first correcting code generators configured to generate a plurality of first correcting codes to correct errors in a plurality of first data blocks, respectively, each of the first data blocks containing one of the data items and a corresponding detecting code, a second correcting code generators configured to generate a second correcting code to correct errors in a second data block, the second data block containing the first data blocks, and a semiconductor memory configured to nonvolatilely store the second data block, the first correcting codes, and the second correcting code.Type: GrantFiled: March 31, 2014Date of Patent: February 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Shinichi Kanno, Hironori Uchikawa
-
Publication number: 20150046774Abstract: A semiconductor device includes first and second memory cell arrays, each including a plurality of memory cells, each of which is connected between first and second terminals and is configured to be written to a first resistance state by applying a first current in a first direction between the first and second terminals and be written to a second resistance state by applying a second current in a second direction opposite to the first direction between the first and second terminals. The semiconductor device further includes an error-correction circuit and a control circuit. Additional apparatus and methods are disclosed.Type: ApplicationFiled: August 12, 2014Publication date: February 12, 2015Inventor: Kazuhiko Kajigaya
-
Patent number: 8954825Abstract: Some embodiments include apparatuses and methods having first memory cells, a first access line configured to access the first memory cells, second memory cells, and a second access line configured to access the second memory cells. One of such apparatuses can include a controller configured to cause data to be stored in a memory portion of the first memory cells, to cause a first portion of an error correction code associated with the data to be stored in another memory portion of the first memory cells, and to cause a second portion of the error correction code to be stored in the second memory cells. Other embodiments including additional apparatuses and methods are described.Type: GrantFiled: March 6, 2012Date of Patent: February 10, 2015Assignee: Micron Technology, Inc.Inventor: William Henry Radke
-
Patent number: 8954824Abstract: In some embodiments, a non-volatile memory device comprises an error correction component to re-program at least a portion of a non-volatile memory array at least in part in response to detection of one or more heat events and detection of one or more errors in contents of the at least a portion of the non-volatile memory array.Type: GrantFiled: February 28, 2012Date of Patent: February 10, 2015Assignee: Micron Technology, Inc.Inventor: Ferdinando Bedeschi
-
Patent number: 8954821Abstract: Subject matter disclosed herein relates to memory management, and more particularly to partitioning a memory based on memory attributes.Type: GrantFiled: December 29, 2009Date of Patent: February 10, 2015Assignee: MicronTechnology, Inc.Inventor: Ferdinando Bedeschi
-
Patent number: 8954820Abstract: A custom decoding algorithm is introduced, in connection with a corresponding decoding structure, to resolve many complexity and large memory requirements of known decoders. A system. A variable node forms a confidence vector of four components, one component for each state of a memory cell, and passes the current primary component (e.g., the largest) to one or more check nodes. The check nodes calculate a temporary component and corresponding index based on all components received from the variable nodes, which they pass back to the respective variable nodes. The variable node updates the confidence vector based on the temporary nodes received from respective check nodes, and determines the correct state for corresponding memory cell based on which component in the confidence vector is currently the primary component.Type: GrantFiled: February 11, 2013Date of Patent: February 10, 2015Assignee: STEC, Inc.Inventors: Majid Nemati Anaraki, Xinde Hu, Richard D. Barndt
-
Publication number: 20150039970Abstract: A method of writing data includes receiving a data page to be stored in a data storage device and initiating an encode operation to encode the data page. The encode operation generates first encoded data and a first portion of the first encoded data is stored to the first physical page of the data storage device. The method includes initiating storage of a second portion of the first encoded data to a second physical page of the data storage device. The method also includes initiating a decode operation to recover the data page. The decode operation uses a representation of the first portion of the first encoded data that is read from the first physical page without using any data from the second physical page.Type: ApplicationFiled: September 24, 2014Publication date: February 5, 2015Inventors: ERAN SHARON, IDAN ALROD, SIMON LITSYN
-
Publication number: 20150039971Abstract: RAID storage systems and methods adapted to enable the use of NAND flash-based solid-state drives. The RAID storage system includes an array of solid-state drives and a controller operating to combine the solid-state drives into a logical unit. The controller utilizes data striping to form data stripe sets comprising data (stripe) blocks that are written to individual drives of the array, utilizes distributed parity to write parity data of the data stripe sets to individual drives of the array, and writes the data blocks and the parity data to different individual drives of the array. The RAID storage system detects the number of data blocks of at least one of the data stripe sets and then, depending on the number of data blocks detected, may invert bit values of the parity data or add a dummy data value of “1” to the parity value.Type: ApplicationFiled: October 22, 2014Publication date: February 5, 2015Inventors: Anthony Leach, Franz Michael Schuette
-
Patent number: 8949694Abstract: Address error detection including a method that receives write data and a write address, the write address corresponding to a location in a memory. Error correction code (ECC) bits are generated based on the received write data. The write data is transformed at a computer based on the write address and the write data, to produce transformed write data. The transforming is configured to cause an ECC to detect an address error during a read operation to the write address in response to a mismatch between either the write address or the read address and data read from the location. The transformed write data and the ECC bits are written to the location in memory.Type: GrantFiled: September 23, 2011Date of Patent: February 3, 2015Assignee: International Business Machines CorporationInventor: Richard Nicholas
-
Patent number: 8949684Abstract: A method for data storage includes assigning in a memory that includes one or more storage devices a first storage area for storage of user data, and a second storage area, which is separate from the first storage area, for storage of redundancy information related to the user data. Input data is processed to produce redundancy data, and the input data is stored in the first storage area using at least one first write command. The redundancy data is stored in the second storage area using at least one second write command, separate from the first write command.Type: GrantFiled: September 1, 2009Date of Patent: February 3, 2015Assignee: Apple Inc.Inventors: Ofir Shalvi, Barak Rotbard, Oren Golov, Micha Anholt, Uri Perlmutter
-
Patent number: 8949698Abstract: Techniques and mechanisms for handling data faults in a memory system which includes multiple integrated circuit (IC) dies, each die including a respective one of multiple memory arrays. In an embodiment, control logic monitors for a die failure of the multiple dies, and further monitors for a request to perform error correction for the multiple memory arrays. Each of the multiple memory arrays may store a respective vertical error correction code specific to data of that memory array. Another IC die may store a Bose, Ray-Chaudhuri, Hocquenghem (BCH) code of a horizontal codeword which spans the multiple memory arrays. In another embodiment, the BCH code is available to decode logic for data recovery operations in response to a die failure, where the BCH code is further available to the decode logic for error correction operations when all of the memory arrays are operative.Type: GrantFiled: September 27, 2012Date of Patent: February 3, 2015Assignee: Intel CorporationInventors: Zion S. Kwok, Scott Nelson
-
Publication number: 20150033097Abstract: A storage device is provided which includes a nonvolatile memory device and a controller configured to write meta information, indicating that a transfer of unit data is completed, in a buffer memory when the unit data is transferred to the buffer memory from the nonvolatile memory device.Type: ApplicationFiled: October 15, 2014Publication date: January 29, 2015Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Youngjin CHO, Hyunsik KIM