Deep Level Dopant Patents (Class 257/610)
-
Patent number: 11664335Abstract: A power semiconductor chip having: a semiconductor component body; a multilayer metallization arranged on the semiconductor component body; and a nickel layer arranged over the semiconductor component body. The invention further relates to a method for producing a power semiconductor chip and to a power semiconductor device. The invention provides a power semiconductor chip which has a metallization to which a copper wire, provided without a thick metallic coating, can be reliably bonded without damage to the power semiconductor chip during bonding.Type: GrantFiled: November 21, 2016Date of Patent: May 30, 2023Assignee: Semikron Elektronik GmbH & Co., KGInventor: Wolfgang-Michael Schulz
-
Patent number: 11282978Abstract: The invention relates to a method for manufacturing a semiconductor component comprising a thin layer of crystalline silicon on a substrate, comprising the steps of: providing a silicon-rich aluminum substrate (S0), depositing a thin layer of amorphous silicon on the substrate (S1), and applying thermal annealing (S2) to the thin layer of amorphous silicon to obtain a thin layer of crystalline silicon on the substrate.Type: GrantFiled: April 21, 2017Date of Patent: March 22, 2022Assignees: CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE, UNIVERSITÉ DE STRASBOURGInventors: Abdelilah Slaoui, Pierre Bellanger, Alexander Ulyashin, Freddy Syvertsen
-
Patent number: 10861990Abstract: A method of manufacturing an epitaxial silicon wafer that includes growing a silicon single crystal ingot doped with a boron concentration of 2.7×1017 atoms/cm3 or more and 1.3×1019 atoms/cm3 or less by the CZ method; producing a silicon substrate by processing the silicon single crystal ingot; and forming an epitaxial layer on a surface of the silicon substrate. During growing of the silicon single crystal ingot, the pull-up conditions of the silicon single crystal ingot are controlled so that the boron concentration Y (atoms/cm3) and an initial oxygen concentration X (×1017 atoms/cm3) satisfy the expression X??4.3×10?19Y+16.3.Type: GrantFiled: September 26, 2019Date of Patent: December 8, 2020Assignee: SUMCO CORPORATIONInventors: Kazuhisa Torigoe, Toshiaki Ono
-
Patent number: 10192955Abstract: A method of manufacturing a semiconductor device includes determining information that indicates an extrinsic dopant concentration and an intrinsic oxygen concentration in a semiconductor wafer. On the basis of information about the extrinsic dopant concentration and the intrinsic oxygen concentration as well as information about a generation rate or a dissociation rate of oxygen-related thermal donors in the semiconductor wafer, a process temperature gradient is determined for generating or dissociating oxygen-related thermal donors to compensate for a difference between a target dopant concentration and the extrinsic dopant concentration.Type: GrantFiled: September 28, 2017Date of Patent: January 29, 2019Assignee: Infineon Technologies AGInventors: Johannes Georg Laven, Moriz Jelinek, Hans-Joachim Schulze, Werner Schustereder, Michael Stadtmueller
-
Patent number: 10096561Abstract: An integrated circuit die having at least two bond pads, a redistribution layer, the redistribution layer including at least one solder pad including comprising two portions arranged to enable an electrical connection between each other by a same solder ball placed on the solder pad, but electrically isolated of each other in the absence of a solder ball on the solder pad at least two redistribution wires, each one connecting one of the two portions to one of the two bond pads, a first bond pad connected via a first redistribution wire to a first portion of the solder pad being dedicated to digital ground and a second bond pad connected via a second redistribution wire to a second portion of the solder pad being dedicated to analog ground.Type: GrantFiled: August 16, 2017Date of Patent: October 9, 2018Assignee: EM Microelectronic-Marin SAInventors: Christoph Kuratli, Yves Dupraz
-
Patent number: 9825131Abstract: A method of manufacturing a semiconductor device includes determining information that indicates an extrinsic dopant concentration and an intrinsic oxygen concentration in a semiconductor wafer. On the basis of information about the extrinsic dopant concentration and the intrinsic oxygen concentration as well as information about a generation rate or a dissociation rate of oxygen-related thermal donors in the semiconductor wafer, a process temperature gradient is determined for generating or dissociating oxygen-related thermal donors to compensate for a difference between a target dopant concentration and the extrinsic dopant concentration.Type: GrantFiled: May 4, 2016Date of Patent: November 21, 2017Assignee: Infineon Technologies AGInventors: Johannes Georg Laven, Moriz Jelinek, Hans-Joachim Schulze, Werner Schustereder, Michael Stadtmueller
-
Patent number: 9634098Abstract: A method for controlling oxygen precipitation in a single crystal silicon wafer having a wafer resistivity of less than about 10 milliohm-cm is provided so that the wafer has uniformly high oxygen precipitation behavior from the central axis to the circumferential edge. The single crystal silicon wafer comprises an additional dopant selected from among carbon, arsenic, and antimony.Type: GrantFiled: June 11, 2013Date of Patent: April 25, 2017Assignee: SunEdison Semiconductor Ltd. (UEN201334164H)Inventors: Robert J. Falster, Vladimir V. Voronkov
-
Patent number: 9343379Abstract: This invention generally relates to a process for detecting grown-in-defects in a semiconductor silicon substrate. The process includes contacting a surface of the semiconductor silicon substrate with a gaseous acid in a reducing atmosphere at a temperature and duration sufficient to grow grown-in -defects disposed in the semiconductor silicon substrate to a size capable of being detected by an optical detection device.Type: GrantFiled: October 4, 2011Date of Patent: May 17, 2016Assignee: SunEdison Semiconductor LimitedInventors: Jeffrey L. Libbert, Lu Fei
-
Patent number: 9024414Abstract: A semiconductor device in which a gettering layer is formed in a semiconductor substrate, and a method for forming the same are disclosed, resulting in increased reliability of the semiconductor substrate including the gettering layer. The semiconductor device includes a semiconductor substrate; a gettering layer formed of a first-type impurity and a second-type impurity in the semiconductor substrate so as to perform gettering of metal ion; and a deep-well region formed over the gettering layer in the semiconductor substrate.Type: GrantFiled: March 18, 2014Date of Patent: May 5, 2015Assignee: SK Hynix Inc.Inventor: Jae Bum Kim
-
Patent number: 9018735Abstract: A silicon wafer and fabrication method thereof are provided. The silicon wafer includes a first denuded zone formed with a predetermined depth from a top surface of the silicon wafer, the first denuded zone being formed with a depth ranging from approximately 20 ?m to approximately 80 ?m from the top surface, and a bulk area formed between the first denuded zone and a backside of the silicon wafer, the bulk area having a concentration of oxygen uniformly distributed within a variation of 10% over the bulk area.Type: GrantFiled: June 13, 2013Date of Patent: April 28, 2015Assignee: MagnaChip Semiconductor, Ltd.Inventor: Jung-Goo Park
-
Patent number: 8946864Abstract: Systems and methods for preparing films comprising metal using sequential ion implantation, and films formed using same, are provided herein. A structure prepared using ion implantation may include a substrate; an embedded structure having pre-selected characteristics; and a film within or adjacent to the embedded structure. The film comprises a metal having a perturbed arrangement arising from the presence of the embedded structure. The perturbed arrangement may include metal ions that coalesce into a substantially continuous, electrically conductive metal layer, or that undergo covalent bonding, whereas in the absence of the embedded structure the metal ions instead may be free to diffuse through the substrate. The embedded structure may control the diffusion of the metal through the substrate and/or the reaction of the metal within the substrate.Type: GrantFiled: March 16, 2011Date of Patent: February 3, 2015Assignee: The Aerospace CorporationInventors: Margaret H. Abraham, David P. Taylor
-
Patent number: 8895339Abstract: A mechanism for reducing stiction in a MEMS device by decreasing an amount of carbon from TEOS-based silicon oxide films that can accumulate on polysilicon surfaces during fabrication is provided. A carbon barrier material film is deposited between one or more polysilicon layer in a MEMS device and the TEOS-based silicon oxide layer. This barrier material blocks diffusion of carbon into the polysilicon, thereby reducing accumulation of carbon on the polysilicon surfaces. By reducing the accumulation of carbon, the opportunity for stiction due to the presence of the carbon is similarly reduced.Type: GrantFiled: December 18, 2012Date of Patent: November 25, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Ruben B. Montez, Robert F. Steimle
-
Patent number: 8836141Abstract: A semiconductor device is prepared by an annealing process to interconnect at least two components of the device by a conductor line surrounded by an insulator material. The annealing process results in formation of residual stresses within the conductor line and the insulator material. A notch is designed in the layout on a selective portion of the mask for patterning conductor line. The existence of a shape of notch on the selective portion generates extra stress components within the conductor line than if without the existence of the notch. The position of the notch is selected so that the extra stress components substantially counteract the residual stresses, thereby causing a net reduction in the residual stresses. The reduction in the residual stresses results in a corresponding mechanical stress migration and therefore improvement in the reliability of the device.Type: GrantFiled: April 24, 2013Date of Patent: September 16, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Min-Hwa Chi, Tai-Chun Huang, Chih-Hsiang Yao
-
Patent number: 8823001Abstract: The present disclosure discloses a method for manufacturing a TFT array substrate, comprising: depositing a gate metal layer, a gate insulating layer, a semiconductor layer and a source-drain electrode layer in this order on a base substrate, performing a first photolithograph process to form a common electrode line, a gate line, a gate electrode, a source electrode, a drain electrode and a channel defined between the source electrode and the drain electrode; depositing a passivation layer, performing a second photolithograph process to form a first via hole and a second via hole in the passivation layer; and depositing a pixel electrode layer and a data line layer in this order, perform a third photolithograph process to form a data line connected to the source electrode through the first via hole and a pixel electrode connected to the drain electrode through the second via hole.Type: GrantFiled: June 8, 2012Date of Patent: September 2, 2014Assignees: Boe Technology Group Co., Ltd., Hefei Boe Optoelectronics Technology Co., Ltd.Inventor: Yunqi Zhang
-
Patent number: 8779462Abstract: The semiconductor substrate includes a high-ohmic semiconductor material with a conduction band edge and a valence band edge, separated by a bandgap, wherein the semiconductor material includes acceptor or donor impurity atoms or crystal defects, whose energy levels are located at least 120 meV from the conduction band edge, as well as from the valence band edge in the bandgap; and wherein the concentration of the impurity atoms or crystal defects is larger than 1×1012 cm?3.Type: GrantFiled: May 19, 2008Date of Patent: July 15, 2014Assignee: Infineon Technologies AGInventors: Hans-Joachim Schulze, Hans-Joerg Timme, Frank Pfirsch
-
Patent number: 8772095Abstract: The manufacturing a semiconductor device includes providing a substrate supporting a gate electrode, amorphizing and doping the source/drain regions located on both sides of the gate electrode by performing a pre-amorphization implant (PAI) process and implanting C or N into the source/drain regions in or separately from the PAI process, forming a stress inducing layer on the substrate to cover the amorphized source/drain regions, and subsequently recrystallizing the source/drain regions by annealing the substrate. The stress inducing layer may then be removed. Also, the C or N may be implanted into the entirety of the source/drain regions after the regions have been amorphized, or only into upper portions of the amorphized source/drain regions.Type: GrantFiled: June 13, 2012Date of Patent: July 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Seok-Hoon Kim, Sang-Su Kim, Chung-Geun Koh, Sun-Ghil Lee, Jin-Yeong Joe
-
Patent number: 8772878Abstract: A silicon/germanium material and a silicon/carbon material may be provided in transistors of different conductivity type on the basis of an appropriate manufacturing regime without unduly contributing to overall process complexity. Furthermore, appropriate implantation species may be provided through exposed surface areas of the cavities prior to forming the corresponding strained semiconductor alloy, thereby additionally contributing to enhanced overall transistor performance. In other embodiments a silicon/carbon material may be formed in a P-channel transistor and an N-channel transistor, while the corresponding tensile strain component may be overcompensated for by means of a stress memorization technique in the P-channel transistor. Thus, the advantageous effects of the carbon species, such as enhancing overall dopant profile of P-channel transistors, may be combined with an efficient strain component while enhanced overall process uniformity may also be accomplished.Type: GrantFiled: January 31, 2012Date of Patent: July 8, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Jan Hoentschel, Vassilios Papageorgiou, Belinda Hannon
-
Patent number: 8703596Abstract: The semiconductor device includes a silicon substrate having a channel region, a gate electrode formed over the channel region, buried semiconductor regions formed in a surface of the silicon substrate on both sides of the gate electrode, for applying to the surface of the silicon substrate a first stress in a first direction parallel to the surface of the silicon substrate, and stressor films formed on the silicon substrate between the channel region and the buried semiconductor regions in contact with the silicon substrate, for applying to the silicon substrate a second stress in a second direction which is opposite to the first direction.Type: GrantFiled: September 11, 2012Date of Patent: April 22, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Naoyoshi Tamura
-
Patent number: 8575652Abstract: An exemplary embodiment provides a semiconductor device, in which a junction leakage current is reduced in MISFET including a source/drain impurity layer formed in a semiconductor region containing Ge, and a semiconductor device manufacturing method. The semiconductor device includes a channel region which is formed in a semiconductor substrate; a gate insulator which is formed on a surface of the channel region; a gate electrode which is formed on the gate insulator; and source/drain impurity layers which are formed on both sides of the channel region. In the semiconductor device, at least part of the source/drain impurity layer is formed in a semiconductor region containing Ge in the semiconductor substrate, and at least an element selected from a group including S, Se, and Te is contained in the semiconductor region which is deeper than a junction depth of the source/drain impurity layer.Type: GrantFiled: January 14, 2009Date of Patent: November 5, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Yoshiki Kamata
-
Patent number: 8513676Abstract: A semiconductor device includes: a substrate made of silicon carbide and having a main surface having an off angle of not less than ?3° and not more than +5° relative to a (0-33-8) plane in a <01-10> direction; a p type layer made of silicon carbide and formed on the main surface of the substrate by means of epitaxial growth; and an oxide film formed in contact with a surface of the p type layer. A maximum value of nitrogen atom concentration is 1×1021 cm?3 or greater in a region within 10 nm from an interface between the p type layer and the oxide film.Type: GrantFiled: December 17, 2010Date of Patent: August 20, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Shin Harada, Toru Hiyoshi, Keiji Wada, Takeyoshi Masuda
-
Patent number: 8471307Abstract: An integrated circuit containing a PMOS transistor with p-channel source/drain (PSD) regions which include a three layer PSD stack containing Si—Ge, carbon and boron. The first PSD layer is Si—Ge and includes carbon at a density between 5×1019 and 2×1020 atoms/cm3. The second PSD layer is Si—Ge and includes carbon at a density between 5×1019 atoms/cm3 and 2×1020 atoms/cm3 and boron at a density above 5×1019 atoms/cm3. The third PSD layer is silicon or Si—Ge, includes boron at a density above 5×1019 atoms/cm3 and is substantially free of carbon. After formation of the three layer epitaxial stack, the first PSD layer has a boron density less than 10 percent of the boron density in the second PSD layer. A process for forming an integrated circuit containing a PMOS transistor with a three layer PSD stack in PSD recesses.Type: GrantFiled: June 11, 2009Date of Patent: June 25, 2013Assignee: Texas Instruments IncorporatedInventors: Rajesh B. Khamankar, Haowen Bu, Douglas Tad Grider
-
Publication number: 20130105945Abstract: A multi junction photodiode for molecular detection and discrimination and fabrication methods thereof. The multi junction photodiode includes a substrate having first conductive type dopants, an epitaxial layer having the first conductive type dopants, a deep well having second conductive type dopants, a first well having the first conductive type dopants, a second well having the second conductive type dopants, a third well having the first conductive type dopants, and a first doped region having the second conductive type dopants. The epitaxial layer is disposed on the substrate. The deep well is disposed in the epitaxial layer. The first well having three sides connected to the epitaxial layer is disposed in the deep well. The second well is disposed in the first well. The third well having three sides connected to the epitaxial layer is disposed in the second well. The first doped region is disposed in the third well.Type: ApplicationFiled: April 11, 2012Publication date: May 2, 2013Applicant: TI-SHIUE BIOTECH, INC.Inventors: Chiun-Lung Tsai, Jui-Feng Huang, Ming-Fang Hsu, Chih-Yang Chen
-
Patent number: 8399953Abstract: A semiconductor device includes a semiconductor substrate, an element isolation insulating film dividing an upper portion of the substrate into a plurality of first active regions, a source layer and a drain layer, a gate electrode, a gate insulating film, a first punch-through stopper layer, and a second punch-through stopper layer. The source layer and the drain layer are formed in spaced to each other in an upper portion of each of the first active regions. The first punch-through stopper layer is formed in a region of the first active region directly below the source layer and the second punch-through stopper layer is formed in a region of the first active region directly below the drain layer. The first punch-through stopper layer and the second punch-through stopper layer each has an effective impurity concentration higher than the semiconductor substrate. The first punch-through stopper layer and the source layer are separated in the channel region.Type: GrantFiled: September 17, 2010Date of Patent: March 19, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Kutsukake, Kenji Gomikawa, Yoshiko Kato, Norihisa Arai, Tomoaki Hatano
-
Patent number: 8357995Abstract: A semiconductor element including a substrate and at least one shallow junction formed in the substrate wherein doping atoms are disposed in the shallow junction. A plurality of carbide precipitates and micro-cavities is disposed in the substrate below the at least one shallow junction.Type: GrantFiled: December 18, 2009Date of Patent: January 22, 2013Assignee: Infineon Technologies AGInventor: Luis-Felipe Giles
-
Publication number: 20130015552Abstract: Embodiments of the invention include a III-nitride semiconductor layer including a first portion having a first defect density and a second portion having a second defect density. The first defect density is greater than the second defect density. An insulating material is disposed over the first portion. The insulating material is not formed on or is removed from the second portion.Type: ApplicationFiled: July 12, 2011Publication date: January 17, 2013Applicant: EPOWERSOFT, INC.Inventors: Isik C. Kizilyalli, David P. Bour, Richard J. Brown, Andrew P. Edwards, Hui Nie, Linda T. Romano
-
Patent number: 8217440Abstract: MOSFETs and methods of making MOSFETs are provided. According to one embodiment, a semiconductor device includes a substrate and a Metal-Oxide-Semiconductor (MOS) transistor that includes a semiconductor region formed on the substrate, a source region and drain region formed in the semiconductor region that are separated from each other, a channel region formed in the semiconductor region that separates the source region and the drain region, an interfacial oxide layer (IL) formed on the channel region into which at least one element disparate from Si, O, or N is incorporated at a peak concentration greater than 1×1019 atoms/cm2, and a high-k dielectric layer formed on the interfacial oxide layer having a high-k/IL interface at a depth substantially adjacent to the IL. In addition, at least one depth of peak density of the incorporated element(s) is located substantially below the high-k/IL interface.Type: GrantFiled: September 14, 2010Date of Patent: July 10, 2012Assignee: Kabushiki Kaihsa ToshibaInventor: Yoshinori Tsuchiya
-
Publication number: 20120153438Abstract: Certain embodiments combine the use of two or more noble metal impurities (e.g., gold, platinum, palladium, iridium, etc.) to suppress the lifetime of power semiconductors such as diodes. The noble metals may be applied using various methods including, for example, the application of thin films from a liquid suspension of the noble metals (e.g., gold and platinum) and/or alloys thereof onto the wafer and/or the coating the wafer with a layer of the noble metals (e.g., gold and platinum) from high vacuum metal deposition by electron beam or sputtering. The application and drive of the impurities may be simultaneous or sequential.Type: ApplicationFiled: June 27, 2011Publication date: June 21, 2012Applicant: SOLID STATE DEVICES, INC.Inventor: Allan Harrison
-
Patent number: 8106483Abstract: An integrated circuit with improved intrinsic gettering ability is described, having a bulk micro-defect (BMD) density of 3.85×105-3.38×109/cm3 through first and second annealing steps. The first annealing step is performed at a first temperature in an atmosphere containing at least one of oxygen gas and nitrogen gas. The second annealing step is performed at a second temperature higher than the first temperature in the atmosphere.Type: GrantFiled: March 29, 2011Date of Patent: January 31, 2012Assignee: MACRONIX International Co., Ltd.Inventors: Chun-Ling Chiang, Jung-Yu Hsieh, Ling-Wu Yang
-
Patent number: 8053867Abstract: Phosphorous-comprising dopants, methods for forming phosphorous-doped regions in a semiconductor material, and methods for fabricating phosphorous-comprising dopants are provided. In one embodiment, a phosphorous-comprising dopant comprises a phosphorous source comprising a phosphorous-comprising salt, a phosphorous-comprising acid, phosphorous-comprising anions, or a combination thereof, an alkaline material, cations from an alkaline material, or a combination thereof, and a liquid medium.Type: GrantFiled: August 20, 2008Date of Patent: November 8, 2011Assignee: Honeywell International Inc.Inventors: Hong Min Huang, Carol Gao, Zhe Ding, Albert Peng, Ya Qun Liu
-
Patent number: 8013417Abstract: In one embodiment, the invention provides engineered substrates having a support with surface pits, an intermediate layer of amorphous material arranged on the surface of the support so as to at least partially fill the surface pits, and a top layer arranged on the intermediate layer. The invention also provides methods for manufacturing the engineered substrates which deposit an intermediate layer on a pitted surface of a support so as to at least partially fill the surface pits, then anneal the intermediate layer, then assemble a donor substrate with the annealed intermediate layer to form an intermediate structure, and finally reduce the thickness of the donor substrate portion of the intermediate structure in order to form the engineered substrate.Type: GrantFiled: May 20, 2009Date of Patent: September 6, 2011Assignee: S.O.I.T.ec Silicon on Insulator TechnologiesInventors: Bich-Yen Nguyen, Carlos Mazure
-
Patent number: 7928486Abstract: A photoelectric conversion device comprising a semiconductor substrate of a first conduction type, and a photoelectric conversion element having an impurity region of the first conduction type and a plurality of impurity regions of a second conduction type opposite to the first conduction type. The plurality of second-conduction-type impurity regions include at least a first impurity region, a second impurity region provided between the first impurity region and a surface of the substrate, and a third impurity region provided between the second impurity region and the surface of the substrate. A concentration C1 corresponding to a peak of the impurity concentration in the first impurity region, a concentration C2 corresponding to a peak of the impurity concentration in the second impurity region and a concentration C3 corresponding to a peak of the impurity concentration in the third impurity region satisfy the following relationship: C2<C3<C1.Type: GrantFiled: December 18, 2009Date of Patent: April 19, 2011Assignee: Canon Kabushiki KaishaInventors: Hiroshi Yuzurihara, Ryuichi Mishima, Takanori Watanabe, Takeshi Ichikawa, Seiichi Tamura
-
Patent number: 7879702Abstract: A method for manufacturing a semiconductor device includes the consecutive steps of selectively implanting first-conductivity-type impurities into a silicon substrate in a memory cell array area to form first source/drain regions, heat treating to diffuse the impurities in the first source/din regions; selectively implanting impurities into the silicon substrate in a peripheral circuit area to form second source/drain regions in the peripheral circuit area.Type: GrantFiled: July 5, 2007Date of Patent: February 1, 2011Assignee: Elpida Memory, Inc.Inventor: Yoshihiro Takaishi
-
Patent number: 7847313Abstract: A group III-V nitride-based semiconductor substrate is formed of a group III-V nitride-based semiconductor single crystal containing an n-type impurity. The single crystal has a periodical change in concentration of the n-type impurity in a thickness direction of the substrate. The periodical change has a minimum value in concentration of the n-type impurity not less than 5×1017 cm?3 at an arbitrary point in plane of the substrate.Type: GrantFiled: March 12, 2007Date of Patent: December 7, 2010Assignee: Hitachi Cable, Ltd.Inventor: Masatomo Shibata
-
Publication number: 20100289121Abstract: A mechanism for changing the doping profile of semiconductor devices over time using radioisotope dopants is disclosed. This mechanism can be used to activate or deactivate a device based on the change in doping profile over time. The disclosure contains several possible dopants for common semiconductor substrates and discusses several simple devices which could be used to actuate a circuit. The disclosure further discloses a means for determining the optimal doping profile to achieve a transition in bulk electrical properties of a semiconductor at a specific time.Type: ApplicationFiled: May 14, 2009Publication date: November 18, 2010Inventor: Eric Hansen
-
Patent number: 7804870Abstract: In a p-type clad layer, not only a p-type dopant Zn but also Fe is doped. Its Zn concentration is 1.5×1018 cm?3 and the Fe concentration is 1.8×1017 cm?3. In a semi-insulating burying layer, Fe is doped as an impurity generating a deep acceptor level and the concentration thereof is 6.0×1016 cm?3. The Fe concentration in the p-type clad layer is thus three times higher than the Fe concentration in the burying layer.Type: GrantFiled: March 21, 2008Date of Patent: September 28, 2010Assignees: Fujitsu Limited, Sumitomo Electric Device Innovations, Inc.Inventors: Kan Takada, Mitsuru Ekawa, Tsuyoshi Yamamoto, Tatsuya Takeuchi
-
Patent number: 7696605Abstract: The invention relates to a semiconductor component comprising a buried temporarily n-doped area (9), which is effective only in the event of turn-off from the conducting to the blocking state of the semiconductor component and prevents chopping of the tail current in order thus to improve the turn-off softness. Said temporarily effective area is created by implantation of K centers (10).Type: GrantFiled: January 24, 2005Date of Patent: April 13, 2010Assignee: Infineon Technologies AGInventors: Hans-Joachim Schulze, Josef Lutz
-
Patent number: 7637997Abstract: A silicon single crystal is grown by the CZ method. A silicon melt from which the crystal is grown is added with dopant such that the crystal has a resistivity of 0.025 to 0.08 ?cm. As well as the dopant, carbon is added to the silicon melt. The crystal is pulled in a hydrogen-bearing inert atmosphere.Type: GrantFiled: May 22, 2006Date of Patent: December 29, 2009Assignee: Sumco CorporationInventors: Toshiaki Ono, Wataru Sugimura, Masataka Hourai
-
Patent number: 7541663Abstract: This p-type silicon wafer was subjected to heat treatment to have a resistivity of 10 ?·cm or more, a BMD density of 5×107 defects/cm3 or more, and an n-type impurity concentration of 1×1014 atoms/cm3 or less at a depth of within 5 ?m from a surface of the wafer. This method for heat-treating p-type silicon wafers, the method includes the steps of: loading p-type silicon wafers onto a wafer boat, inserting into a vertical furnace, and holding in an argon gas ambient atmosphere at a temperature of 1100 to 1300° C. for one hour; moving the wafer boat to a transfer chamber and discharging the silicon wafers; and transferring to the wafer boat silicon wafers to be heat treated next, wherein after the discharge of the heat-treated silicon wafers, the silicon wafers to be heat-treated next are transferred to the wafer boat within a waiting time of less than two hours.Type: GrantFiled: August 10, 2005Date of Patent: June 2, 2009Assignee: Sumco CorporationInventors: Tatsumi Kusaba, Hidehiko Okuda
-
Patent number: 7537657Abstract: A process for producing a single-crystal silicon wafer, comprises the following steps: producing a layer on the front surface of the silicon wafer by epitaxial deposition or production of a layer whose electrical resistance differs from the electrical resistance of the remainder of the silicon wafer on the front surface of the silicon wafer, or production of an external getter layer on the back surface of the silicon wafer, and heat treating the silicon wafer at a temperature which is selected to be such that an inequality (1) [ Oi ] < [ Oi ] eq ? ( T ) ? exp ? 2 ? ? SiO ? ? 2 ? ? rkT is satisfied, where [Oi] is an oxygen concentration in the silicon wafer, [Oi]eq(T) is a limit solubility of oxygen in silicon at a temperature T, ?SiO2 is the surface energy of silicon dioxide, ? is a volume of a precipitated oxygen atom, r is a mean COP and k the Boltzmann constant, with the silicon wafer, during the heat treatment, at least part of the time being exposed to an oxygen-conType: GrantFiled: June 29, 2006Date of Patent: May 26, 2009Assignee: Siltronic AGInventors: Christoph Seuring, Robert Hoelzl, Reinhold Wahlich, Wilfried Von Ammon
-
Patent number: 7485920Abstract: Semiconductor devices having recombination centers comprised of well-positioned heavy metals. At least one lattice defect region within the semiconductor device is first created using particle beam implantation. Use of particle beam implantation positions the lattice defect region(s) with high accuracy in the semiconductor device. A heavy metal implantation treatment of the device is applied. The lattice defects created by the particle beam implantation act as gettering sites for the heavy metal implantation. Thus, after the creation of lattice defects and heavy metal diffusion, the heavy metal atoms are concentrated in the well-positioned lattice defect region(s).Type: GrantFiled: November 4, 2002Date of Patent: February 3, 2009Assignee: International Rectifier CorporationInventors: Richard Francis, Chiu Ng
-
Patent number: 7470605Abstract: Disclosed is a method for fabricating a MOS transistor. The present method includes the steps of: (a) forming a gate electrode including a gate insulating layer and a polysilicon gate conductive layer on an active region in a semiconductor substrate; (b) forming a metal layer over the substrate including the gate electrode; (c) heat-treating the substrate to form a polycide layer on a top surface and sidewalls of the gate electrode; (d) removing an unreacted portion of the metal layer; (e) removing the polycide layer from the top surface and sidewalls of the gate electrode, thus reducing a width of the gate electrode; and (f) forming source and drain regions in the active region adjacent to the gate electrode.Type: GrantFiled: May 30, 2006Date of Patent: December 30, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Jong Min Kim
-
Patent number: 7432538Abstract: A field-effect transistor includes a channel layer having a channel and a carrier supply layer, disposed on the channel layer, containing a semiconductor represented by the formula AlxGa1-xN, wherein x is greater than 0.04 and less than 0.45. The channel is formed near the interface between the channel layer and the carrier supply layer or depleted, the carrier supply layer has a band gap energy greater than that of the channel layer, and x in the formula AlxGa1-xN decreases monotonically with an increase in the distance from the interface. The channel layer may be crystalline of gallium nitride. The channel layer may be undoped. X of the formula AlxGa1-xN of the carrier supply layer is greater than or equal to 0.15 and less than or equal to 0.40 at the interface.Type: GrantFiled: September 19, 2006Date of Patent: October 7, 2008Assignee: Toyoda Gosei Co., Ltd.Inventors: Masayoshi Kosaki, Koji Hirata
-
Patent number: 7282781Abstract: A semiconductor device has an n?-semiconductor layer and p+-diffusion regions each having a depth of 14 to 20 ?m (design value) selectively formed in the n? semiconductor layer. With the entire surface of the chip irradiated with light ions, such as He ions, a lifetime killer is introduced from a position d2 shallower than a position d1 of a p-n junction surface, formed from the n?-semiconductor layer and the p+-diffusion regions, to a position d3 deeper than the position d1 to form a short-lifetime region over the entire chip. The irradiation is carried out so that the light ion irradiation half width is not more than the depth of the p+-diffusion regions and a position of a peak of the light ions becomes deeper than the light ion irradiation half width and within the range between 80% and 120% of the depth of the p+-diffusion regions.Type: GrantFiled: March 15, 2005Date of Patent: October 16, 2007Assignee: Fuji Electric Device Technology Co., Ltd.Inventors: Toshiyuki Matsui, Yasuyuki Hoshi, Yasuyuki Kobayashi, Yasushi Miyasaka
-
Patent number: 7259428Abstract: A semiconductor device includes a support substrate, a buried insulation film, provided on the support substrate, having a thickness of 5 to 10 nm, a silicon layer provided on the buried insulation film, a MOSFET provided in the silicon layer, and a triple-well region provided in the support substrate under the MOSFET.Type: GrantFiled: April 4, 2005Date of Patent: August 21, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Inaba
-
Patent number: 7235863Abstract: A process for producing a single-crystal silicon wafer, comprises the following steps: producing a layer on the front surface of the silicon wafer by epitaxial deposition or production of a layer whose electrical resistance differs from the electrical resistance of the remainder of the silicon wafer on the front surface of the silicon wafer, or production of an external getter layer on the back surface of the silicon wafer, and heat treating the silicon wafer at a temperature which is selected to be such that an inequality (1) [ O ? ? i ] < [ O ? ? i ] eq ? ( T ) ? exp ? ? 2 ? ? SiO ? 2 ? ? r ? ? k ? ? T is satisfied, where [Oi] is an oxygen concentration in the silicon wafer, [Oi]eq(T) is a limit solubility of oxygen in silicon at a temperature T, ?SiO2 is the surface energy of silicon dioxide, ? is a volume of a precipitated oxygen atom, r is a mean COP radius and k the Boltzmann constant, with the silicon wafer, during the heat treatment, at least paType: GrantFiled: July 16, 2004Date of Patent: June 26, 2007Assignee: Siltronic AGInventors: Christoph Seuring, Robert Hölzl, Reinhold Wahlich, Wilfried Von Ammon
-
Patent number: 7199431Abstract: An improved semiconductor device is disclosed with a NMOS transistor formed on a P-Well in a deep N-well, a PMOS transistor formed on a N-Well in the deep N-well, a first voltage coupled to a source node of the PMOS, and a second voltage higher than the first voltage coupled to the N-well, wherein the second voltage expands a depletion region associated with the PMOS and NMOS transistor for absorbing electrons and holes caused by alien particles.Type: GrantFiled: October 25, 2004Date of Patent: April 3, 2007Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chung-Jung Lee, Tong-Chern Ong
-
Patent number: 7187057Abstract: Known techniques to improve metal-oxide-semiconductor field effect transistor (MOSFET) performance is to add a high stress dielectric layer to the MOSFET. The high stress dielectric layer introduces stress in the MOSFET that causes electron mobility drive current to increase. This technique increases process complexity, however, and can degrade PMOS performance. Embodiments of the present invention create dislocation loops in the MOSFET substrate to introduce stress and implants nitrogen in the substrate to control the growth of the dislocation loops so that the stress remains beneath the channel of the MOSFET.Type: GrantFiled: August 13, 2004Date of Patent: March 6, 2007Assignee: Intel CorporationInventors: Cory E. Weber, Mark Armstrong, Harold Kennel, Tahir Ghani, Paul A. Packan, Scott Thompson
-
Patent number: 7123314Abstract: A light shielding film capable of shielding against light entering an active layer of a TFT and electroconductive is formed on the lower layer side of the active layer. Electrical stress is applied by causing a current in an insulating film between source and drain electrodes and the light shielding film to introduce a trap level at a density at least about 5×1012/cm2 into a source region and a drain region in a surface portion of the active layer on the light shielding film side.Type: GrantFiled: June 21, 2004Date of Patent: October 17, 2006Assignee: NEC CorporationInventors: Naoki Matsunaga, Kenji Sera
-
Patent number: 7087981Abstract: The present invention relates to a metal-semiconductor contact comprising a semiconductor layer and comprising a metallization applied to the semiconductor layer, a high dopant concentration being introduced into the semiconductor layer such that a non-reactive metal-semiconductor contact is formed between the metallization and the semiconductor layer. The metallization and/or the semiconductor layer are formed in such a way that only a fraction of the introduced doping concentration is electrically active, and a semiconductor layer doped only with this fraction of the doping concentration only forms a Schottky contact when contact is made with the metallization. Furthermore, the invention relates to a semiconductor component comprising a drain zone, body zones embedded therein and source zones again embedded therein. The semiconductor component has metal-semiconductor contacts in which the contacts made contact only with the source zones but not with the body zones.Type: GrantFiled: April 21, 2003Date of Patent: August 8, 2006Assignee: Infineon Technologies AGInventors: Holger Kapels, Anton Mauder, Hans-Joachim Schulze, Helmut Strack, Jenoe Tihanyi
-
Patent number: 7030464Abstract: A technology of restraining junction leakage in a semiconductor device is to be provided. There is provided a semiconductor device provided with a semiconductor substrate, a gate electrode 9 formed on the semiconductor substrate, and a source/drain region formed beside the gate electrode, wherein the source/drain region 4 comprises a first impurity diffusion region including a first P-type impurity and located in the proximity of a surface of the semiconductor substrate, and a second P-type impurity diffusion region located below the first impurity diffusion region and including a second P-type impurity having a smaller diffusion coefficient in the semiconductor substrate than the first P-type impurity.Type: GrantFiled: March 3, 2004Date of Patent: April 18, 2006Assignee: NEC Electronics CorporationInventors: Yuri Masuoka, Naohiko Kimizuka