Of Specified Configuration Patents (Class 257/773)
-
Patent number: 11996367Abstract: A semiconductor device includes a semiconductor substrate having a first surface and a second surface opposing each other, a plurality of semiconductor elements disposed on the first surface in a device region, an insulating protective layer, and a connection pad. The second surface is divided into a first region overlapping the device region, and a second region surrounding the first region. The insulating protective layer is disposed on the second surface of the semiconductor substrate, and includes an edge pattern positioned in the second region. The edge pattern includes a thinner portion having a thickness smaller than a thickness of a center portion of the insulating protective layer positioned in the first region and/or an open region exposing the second surface of the semiconductor substrate. The connection pad is disposed on the center portion of the insulating protective layer and is electrically connected to the semiconductor elements.Type: GrantFiled: June 2, 2023Date of Patent: May 28, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yeongkwon Ko, Jaeeun Lee, Junyeong Heo
-
Patent number: 11997903Abstract: Provided are a display substrate and a preparation method thereof, and a display apparatus. The display substrate includes a display region and a binding region located on one side of the display region. The binding region includes: a source driver circuit, a flexible printed circuit board, a first selector circuit, a second selector circuit and a plurality of selection connection lines. For at least one selection connection line of the plurality of selection connection lines, one end of the selection connection line is connected to an input port of the first selector circuit, and the other end is connected to an input port of the second selector circuit. The flexible printed circuit board is disposed on one side, away from the display region, of the source driver circuit, and the plurality of selection connection lines are arranged between the source driving circuit and the flexible printed circuit board.Type: GrantFiled: July 30, 2020Date of Patent: May 28, 2024Assignees: Chengdu BOE Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Chao Zeng, Weiyun Huang, Youngyik Ko
-
Patent number: 11991875Abstract: A semiconductor memory structure includes a substrate, a bit line disposed on the substrate, a dielectric liner disposed on a side of the bit line, and a capacitor contact and a filler disposed on the substrate. The bit line extends in a first direction. The dielectric liner includes a first nitride liner disposed on a sidewall of the bit line, an oxide liner disposed on a sidewall of the first nitride liner, and a second nitride liner disposed on a sidewall of the oxide liner. In a second direction perpendicular to the first direction, the capacitor contact is spaced apart from the bit line by the first nitride liner, the oxide liner, and the second nitride liner, and the width of the filler is greater than the width of the capacitor contact. A method for forming the semiconductor memory structure is also provided.Type: GrantFiled: September 1, 2021Date of Patent: May 21, 2024Assignee: WINBOND ELECTRONICS CORP.Inventors: Chien-Ming Lu, Po-Han Wu
-
Patent number: 11990523Abstract: The present application provides an SGT MOSFET device, a gate structure of which is a left-right structure, wherein a second field plate conductive material layer with a depth greater than that of a gate conductive material layer is formed between a source conductive material layer and the gate conductive material layer. When the device is reversely biased, depletion capability with respect to the drift region at a side close to a channel region is enhanced due to the feature that a spacing between the second field plate conductive material layer and the drift region is less than a spacing between the source conductive material layer and the drift region. The present application further provides a method for manufacturing an SGT MOSFET device.Type: GrantFiled: October 13, 2021Date of Patent: May 21, 2024Assignee: Nantong Sanrise Integrated Circuit Co., LTDInventor: Dajie Zeng
-
Patent number: 11990697Abstract: Power electronics arrangement including a printed circuit board and at least one power module fastened on the printed circuit board, which has one or more electronic components potted by a potting compound. At least one module connecting point of the power module is electrically contacted with at least one board connecting point of the printed circuit board by an electrically conductive pin. A base section of the pin is fastened on the module connecting point or on the board connecting point, and the end of the pin opposite to the base section is pressed in the installation position into a contacting opening assigned or assignable to the respective other connecting point.Type: GrantFiled: September 7, 2020Date of Patent: May 21, 2024Assignee: AUDI AGInventors: Andreas Apelsmeier, Benjamin Söhnle, Daniel Ruppert
-
Patent number: 11990405Abstract: A method for producing a semiconductor arrangement includes applying a metallization layer on an upper main side of a lower semiconductor chip, structuring the metallization layer, and fastening an upper semiconductor chip on the upper main side of the lower semiconductor chip by a bonding material, wherein the metallization layer is structured such that the metallization layer has an increased roughness along a contour of the upper semiconductor chip in comparison with the rest of the metallization layer, wherein wetting of the upper main side of the lower semiconductor chip by the bonding material is limited by a structure in the metallization layer to a region below the upper semiconductor chip.Type: GrantFiled: March 25, 2022Date of Patent: May 21, 2024Assignee: Infineon Technologies AGInventor: Michael Stadler
-
Patent number: 11984351Abstract: An integrated circuit device includes a dielectric structure within a metal interconnect over a substrate. The dielectric structure includes a cavity. A first dielectric layer provides a roof for the cavity. A second dielectric layer provides a floor for the cavity. A material distinct from the first dielectric layer and the second dielectric layer provides a side edge for the cavity. In a central area of the cavity, the cavity has a constant height. The height may be selected to provide a low parasitic capacitance between features above and below the cavity. The roof of the cavity may be flat. A gate dielectric may be formed over the roof. The dielectric structure is particularly useful for reducing parasitic capacitances when employing back-end-of-line (BEOL) transistors.Type: GrantFiled: June 14, 2021Date of Patent: May 14, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Shyue Lai, Gao-Ming Wu, Katherine H. Chiang, Chung-Te Lin
-
Patent number: 11984385Abstract: The present disclosure is related to a lead frame structure. The lead frame structure includes a bottom board and a blocking wall. The bottom board has a first conductive portion and a second conductive portion. The first conductive portion separates from the second conductive portion. The first and second conductive portions are configured to electrically connect to a light source. The blocking wall is located on the bottom board, and the blocking wall surrounds an opening. The first and the second conductive portions are exposed from the opening. The first and the second conductive portions each have an extending portion. The extending portion extends beyond an external surface of the blocking wall in a horizontal direction.Type: GrantFiled: April 14, 2021Date of Patent: May 14, 2024Assignee: Jentech Precision Industrial Co., LTD.Inventors: Jian-Tsai Chang, Chin-Jui Yu, Chun-Hsiung Wang, Wei-Chi Lin
-
Patent number: 11978670Abstract: A method includes using a second hard mask layer over a gate stack to protect the gate electrode during etching a self-aligned contact. The second hard mask is formed over a first hard mask layer, where the first hard mask layer has a lower etch selectivity than the second hard mask layer.Type: GrantFiled: April 11, 2022Date of Patent: May 7, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Yu-Lien Huang
-
Patent number: 11978723Abstract: A 3D IC structure includes multiple die layers, such as a top die layer and a bottom die layer. The top die layer and/or the bottom die layer each includes devices such as computing units, Analog-to-Digital converters, analog circuits, RF circuits, logic circuits, sensors, Input/Output devices, and/or memory devices. The devices on the first and the second die layers are laterally surrounded by, or adjacent, vertical interconnect structures (VIS).Type: GrantFiled: November 30, 2021Date of Patent: May 7, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tzu-Hsien Yang, Hiroki Noguchi, Hidehiro Fujiwara, Yih Wang
-
Patent number: 11972715Abstract: A display apparatus includes a display panel including data lines extending in a first direction, gate lines extending in a second direction which differs from the first direction, and unit pixels connected to the data lines and the gate lines, wherein each of the unit pixels includes a white pixel and a plurality of color pixels, an nth white pixel arranged at an nth position among white pixels arranged in the first direction is connected to an odd white data line (where n is an odd number), and an n+1th white pixel arranged at an n+1th position among white pixels arranged in the first direction is connected to an even white data line.Type: GrantFiled: October 31, 2022Date of Patent: April 30, 2024Assignee: LG DISPLAY CO., LTD.Inventors: Jihun Kim, Joon-Min Park
-
Patent number: 11967578Abstract: A semiconductor package includes a lower redistribution layer disposed on a lower surface of the semiconductor chip including an insulating laver, a redistribution pattern, a via, an under bump metal (UBM), and a post disposed on the redistribution pattern. The post vertically overlaps with the UBM. A mold layer is on the lower redistribution layer and surrounds the semiconductor chip. A connecting terminal is connected to the UBM. The UBM includes a first section contacting the redistribution pattern, and a second section contacting the insulating layer. The lost has a ring shape having an inner surface and an outer surface when viewed a top view. A maximum width of the inner surface is less than a Maximum width of an upper surface of the first section. A maximum width of the outer surface is greater than the maximum width of the upper surface of the first section.Type: GrantFiled: September 20, 2021Date of Patent: April 23, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jaekul Lee, Hyungsun Jang, Gayoung Kim, Minjeong Shin
-
Patent number: 11968824Abstract: A semiconductor device includes a bit line structure, first and second capping patterns, first and second contact plug structures, and a capacitor. The bit line structure extends on a cell region and a dummy region. The first capping pattern is adjacent the bit line structure on the cell region. The second capping pattern is adjacent the bit line structure on the dummy region. The first contact plug structure is adjacent the bit line structure and the first capping pattern on the cell region, and includes a lower contact plug and a first upper contact plug sequentially stacked. The second contact plug structure is adjacent the bit line structure and the second capping pattern on the dummy region, and includes a dummy lower contact plug and a second upper contact plug sequentially stacked. The capacitor contacts an upper surface of the first contact plug structure on the cell region.Type: GrantFiled: April 20, 2023Date of Patent: April 23, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Youngjun Kim, Seokhyun Kim, Jinhyung Park, Hoju Song, Hyeran Lee, Sungwoo Kim, Bongsoo Kim
-
Patent number: 11967259Abstract: A method of manufacturing a display panel comprises a first substrate is manufactured, a plurality of scanning lines and shorting bars are formed on the first base substrate, the scanning lines are located in the first display area and extend to the first peripheral wiring area, and the shorting bars are located in the first cutting area, a shorting bar is connected to one end of a plurality of odd-numbered scanning lines, or a shorting bar is connected to one end of a plurality of even-numbered scanning lines, to make the odd-numbered scanning lines each in an electrical connection with at least another odd-numbered scanning line, or the even-numbered scanning lines each in an electrical connection with at least another even-numbered scanning line.Type: GrantFiled: December 7, 2018Date of Patent: April 23, 2024Assignee: HKC CORPORATION LIMITEDInventor: Jiankun Han
-
Patent number: 11963415Abstract: A display device includes a substrate. The display unit is disposed on the substrate and includes a pixel circuit and a display element electrically connected to the pixel circuit. A driving circuit is disposed outside of the display unit. The driving circuit includes a thin film transistor. An inorganic insulating layer is disposed on the driving circuit. A power supply line is disposed on the inorganic insulating layer, overlaps the driving circuit, and is connected to a common electrode of the display element. An encapsulation substrate is disposed on the power supply line and faces the substrate. A sealing material is interposed between the substrate and the encapsulation substrate and overlaps the driving circuit.Type: GrantFiled: March 4, 2023Date of Patent: April 16, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Dongwook Kim, Wonkyu Kwak, Sunja Kwon, Seho Kim, Hansung Bae
-
Patent number: 11959165Abstract: There have been cases where transistors formed using oxide semiconductors are inferior in reliability to transistors formed using amorphous silicon. Thus, in the present invention, a semiconductor device including a highly reliable transistor formed using an oxide semiconductor is manufactured. An oxide semiconductor film is deposited by a sputtering method, using a sputtering target including an oxide semiconductor having crystallinity, and in which the direction of the c-axis of a crystal is parallel to a normal vector of the top surface of the oxide semiconductor. The target is formed by mixing raw materials so that its composition ratio can obtain a crystal structure.Type: GrantFiled: April 13, 2021Date of Patent: April 16, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Tetsunori Maruyama, Yuki Imoto, Hitomi Sato, Masahiro Watanabe, Mitsuo Mashiyama, Kenichi Okazaki, Motoki Nakashima, Takashi Shimazu
-
Patent number: 11963301Abstract: A printed circuit board includes: an insulating layer; a first circuit layer disposed on one surface of the insulating layer, and including a first circuit pattern and a first connection pad; and a surface treatment layer disposed on one surface of the first connection pad. The other surface of the first connection pad is covered by the insulating layer, and at least a portion of a side surface of the first connection pad is spaced apart from the insulating layer.Type: GrantFiled: February 28, 2022Date of Patent: April 16, 2024Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Seong Ho Choi, Tae Seok Kim
-
Patent number: 11956945Abstract: A semiconductor device includes: a bit line structure formed over a substrate; a storage node contact plug spaced apart from the bit line structure; and a nitride spacer positioned between the bit line structure and the storage node contact plug, wherein the nitride spacer has a higher silicon content in a portion adjacent to the storage node contact plug than in a portion adjacent to the bit line structure.Type: GrantFiled: July 26, 2023Date of Patent: April 9, 2024Assignee: SK hynix Inc.Inventor: Seung Mi Lee
-
Patent number: 11955522Abstract: A semiconductor structure is provided. The semiconductor structure includes a substrate, a buffer layer, a barrier layer, a dielectric layer, a source structure, and a drain structure. The buffer layer is disposed on the substrate. The barrier layer is disposed on the buffer layer. The dielectric layer is disposed on the barrier layer. The passivation layer is disposed on the dielectric layer. The source structure and the drain structure are disposed on the passivation layer.Type: GrantFiled: February 13, 2020Date of Patent: April 9, 2024Assignee: Vanguard International Semiconductor CorporationInventors: Cheng-Wei Chou, Shin-Cheng Lin, Yung-Fong Lin
-
Three-dimensional flash memory including middle metallization layer and manufacturing method thereof
Patent number: 11955177Abstract: A three-dimensional flash memory including an intermediate wiring layer and a method of manufacturing the same are disclosed.Type: GrantFiled: July 19, 2019Date of Patent: April 9, 2024Assignee: Samsung Electronics Co., Ltd.Inventor: Yun Heub Song -
Patent number: 11955435Abstract: A semiconductor package includes a semiconductor die and an encapsulant layer. A mark is formed on a surface of the encapsulant layer. A damage barrier layer is disposed between the mark and the semiconductor die. The damage barrier layer blocks the propagation of laser light used to form the mark from reaching the semiconductor die.Type: GrantFiled: December 29, 2021Date of Patent: April 9, 2024Assignee: SK hynix Inc.Inventor: Ki Yong Lee
-
Patent number: 11950419Abstract: A three-dimensional (3D) memory device is provided. In an example, the 3D memory device includes a staircase and a plurality of groups of support structures through the staircase. The plurality of groups of support structures are arranged in a first direction, and each of the groups of support structures comprises three support structures, wherein projections of the three support structures form a triangular shape in a plane parallel to the first direction.Type: GrantFiled: April 15, 2021Date of Patent: April 2, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Zongke Xu, Bin Yuan, Xiangning Wang, Qiangwei Zhang
-
Patent number: 11948902Abstract: A bonded assembly includes a first semiconductor die containing a first substrate, first semiconductor devices, and first bonding pads laterally surrounded by a first pad-level dielectric layer. The first pad-level dielectric layer includes at least one first encapsulated airgap located between neighboring pairs of first bonding pads and encapsulated by a first dielectric fill material of the first pad-level dielectric layer. The bonded assembly includes a second semiconductor die containing a second substrate, second semiconductor devices, and second bonding pads laterally surrounded by a second pad-level dielectric layer. Each of the second bonding pads is bonded to a respective one of the first bonding pads.Type: GrantFiled: July 8, 2021Date of Patent: April 2, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Lin Hou, Peter Rabkin, Adarsh Rajashekhar, Raghuveer S. Makala, Masaaki Higashitani
-
Patent number: 11948805Abstract: An etching method for selectively etching a silicon oxide film on a wafer surface that includes the silicon oxide film and a silicon nitride film includes: a surface layer removal process including: etching the silicon oxide film at a first etching rate and removing a surface modification layer covering on the silicon nitride film; and an etching process including: etching the silicon oxide film at a second etching rate. The first etching rate is smaller than the second etching rate.Type: GrantFiled: October 26, 2020Date of Patent: April 2, 2024Assignee: BEIJING NAURA MICROELECTRONICS EQUIPMENT CO., LTD.Inventors: Xin Wu, Chun Wang, Bo Zheng, Zhenguo Ma
-
Patent number: 11942451Abstract: A semiconductor structure includes a functional die, a dummy die, a redistribution structure, a seal ring and an alignment mark. The dummy die is electrically isolated from the functional die. The redistribution structure is disposed over and electrically connected to the functional die. The seal ring is disposed over the dummy die. The alignment mark is between the seal ring and the redistribution structure, wherein the alignment mark is electrically isolated from the dummy die, the redistribution structure and the seal ring. The insulating layer encapsulates the functional die and the dummy die.Type: GrantFiled: August 30, 2021Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Mao-Yen Chang, Yu-Chia Lai, Cheng-Shiuan Wong, Ting Hao Kuo, Ching-Hua Hsieh, Hao-Yi Tsai, Kuo-Lung Pan, Hsiu-Jen Lin
-
Patent number: 11942391Abstract: The present disclosure relates to a system in package having a chiplet with a first substrate and a first die deposed over the first substrate, a second die, a second substrate that the chiplet and the second die are deposed over, and a heatsink spreader deposed over the chiplet and the second die. Herein, the first substrate includes layered-cake shaped heatsink stanchions that are coupled to the first die, and the second substrate includes layered-cake shaped heatsink stanchions that are coupled to the chiplet and the second die. As such, heat generated by the first die can be dissipated by the heatsink stanchions within the first and second substrates, and heat generated by the second die can be dissipated by the heatsink stanchions within the second substrate. Furthermore, the heat generated by the first die and the second die can be dissipated by the heatsink spreader above them.Type: GrantFiled: November 30, 2021Date of Patent: March 26, 2024Assignee: Qorvo US, Inc.Inventors: Kelly M. Lear, Jeffrey Miller, Mihir Roy, Christine Blair
-
Patent number: 11935761Abstract: A method of forming a semiconductor device includes attaching a first local interconnect component to a first substrate with a first adhesive, forming a first redistribution structure over a first side of the first local interconnect component, and removing the first local interconnect component and the first redistribution structure from the first substrate and attaching the first redistribution structure to a second substrate. The method further includes removing the first adhesive from the first local interconnect component and forming an interconnect structure over a second side of the first local interconnect component and the first encapsulant, the second side being opposite the first side. A first conductive feature of the interconnect structure is physically and electrically coupled to a second conductive feature of the first local interconnect component.Type: GrantFiled: August 27, 2021Date of Patent: March 19, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jiun Yi Wu, Chen-Hua Yu
-
Patent number: 11935830Abstract: An integrated circuit includes multiple backside conductive layers disposed over a backside of a substrate. The multiple backside conductive layers each includes conductive segments. The conductive segments in at least one of the backside conductive layers are configured to transmit one or more power signals. The conductive segments of the multiple backside conductive layers cover select areas of the backside of the substrate, thereby leaving other areas of the backside of the substrate exposed.Type: GrantFiled: August 31, 2021Date of Patent: March 19, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Te-Hsin Chiu, Shih-Wei Peng, Wei-Cheng Lin, Jiann-Tyng Tzeng, Jiun-Wei Lu
-
Patent number: 11925086Abstract: A display device includes a substrate. The display unit is disposed on the substrate and includes a pixel circuit and a display element electrically connected to the pixel circuit. A driving circuit is disposed outside of the display unit. The driving circuit includes a thin film transistor. An inorganic insulating layer is disposed on the driving circuit. A power supply line is disposed on the inorganic insulating layer, overlaps the driving circuit, and is connected to a common electrode of the display element. An encapsulation substrate is disposed on the power supply line and faces the substrate. A sealing material is interposed between the substrate and the encapsulation substrate and overlaps the driving circuit.Type: GrantFiled: March 4, 2023Date of Patent: March 5, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Dongwook Kim, Wonkyu Kwak, Sunja Kwon, Seho Kim, Hansung Bae
-
Patent number: 11923271Abstract: A three dimensional Integrated Circuit (IC) Power Grid (PG) may be provided. The three dimensional IC PG may comprise a first IC die, a second IC die, an interface, and a power distribution structure. The interface may be disposed between the first IC die and the second IC die. The power distribution structure may be connected to the interface. The power distribution structure may comprise at least one Through-Silicon Vias (TSV) and a ladder structure connected to at least one TSV.Type: GrantFiled: July 20, 2021Date of Patent: March 5, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Noor E. V. Mohamed, Fong-Yuan Chang, Po-Hsiang Huang, Chin-Chou Liu
-
Patent number: 11923282Abstract: A wiring substrate includes an insulation layer, a first wiring layer, and a second wiring layer. The first wiring layer is embedded in the insulation layer with an upper surface of the first wiring layer exposed from the insulation layer. The second wiring layer includes a terminal portion located at a lower position than a lower surface of the insulation layer and an embedded portion embedded in the insulation layer. The wiring substrate further includes a connection via connecting the first wiring layer and the embedded portion. The insulation layer includes an extension between the embedded portion and a lower surface of the first wiring layer. The extension includes a through hole. The connection via is located in the through hole of the extension.Type: GrantFiled: January 29, 2021Date of Patent: March 5, 2024Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventor: Tetsuichiro Kasahara
-
Patent number: 11923306Abstract: A method for manufacturing a semiconductor structure includes forming a plurality of dummy structures spaced apart from each other, forming a plurality of dielectric spacers laterally covering the dummy structures to form a plurality of trenches defined by the dielectric spacers, filling a conductive material into the trenches to form electrically conductive features, selectively depositing a capping material on the electrically conductive features to form a capping layer, removing the dummy structures to form a plurality of recesses defined by the dielectric spacers, filling a sacrificial material into the recesses so as to form sacrificial features, depositing a sustaining layer on the sacrificial features, and removing the sacrificial features to form air gaps confined by the sustaining layer and the dielectric spacers.Type: GrantFiled: August 30, 2021Date of Patent: March 5, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia-Wei Su, Chia-Tien Wu, Hsin-Ping Chen, Shau-Lin Shue
-
Patent number: 11916025Abstract: A device die including a first semiconductor die, a second semiconductor die, an anti-arcing layer and a first insulating encapsulant is provided. The second semiconductor die is stacked over and electrically connected to the first semiconductor die. The anti-arcing layer is in contact with the second semiconductor die. The first insulating encapsulant is disposed over the first semiconductor die and laterally encapsulates the second semiconductor die. Furthermore, methods for fabricating device dies are provided.Type: GrantFiled: August 13, 2021Date of Patent: February 27, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Wei Chen, Tzuan-Horng Liu, Chia-Hung Liu, Hao-Yi Tsai
-
Patent number: 11917819Abstract: A three-dimensional semiconductor memory device may include a first stack block including first stacks arranged in a first direction on a substrate, a second stack block including second stacks arranged in the first direction on the substrate, and a separation structure provided on the substrate between the first stack block and the second stack block. The separation structure may include first mold layers and second mold layers, which are stacked in a vertical direction perpendicular to a top surface of the substrate.Type: GrantFiled: June 28, 2021Date of Patent: February 27, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Junhyoung Kim, Kwang-Soo Kim, Geunwon Lim, Jisung Cheon
-
Patent number: 11906570Abstract: A method is provided to increase processor frequency in an integrated circuit (IC). The method includes identifying a gate included in the IC, the gate having a gate threshold voltage and performing a plasma process to form an antenna signal path in signal communication with the gate. The method further comprises adjusting the plasma process or circuit design to increase plasma induced damage (PID) applied to the gate so as to alter the gate threshold voltage.Type: GrantFiled: April 6, 2023Date of Patent: February 20, 2024Assignee: International Business Machines CorporationInventors: Christopher Gonzalez, David Wolpert, Michael Hemsley Wood
-
Patent number: 11906759Abstract: An optical film having a first surface, an opposing second surface, and a thickness normal to the first and second surfaces is cut. Cutting the film forms a channel at least partially through the thickness of the film. A light control material is printed proximate to a surface of the film. The ink traverses through the channel by capillary motion.Type: GrantFiled: May 20, 2019Date of Patent: February 20, 2024Assignee: 3M Innovative Properties CompanyInventors: Daniel J. Theis, Tri D. Pham, Bradley S. English, Steven J. Botzet, Qingbing Wang, Shu-Ching Fan
-
Patent number: 11908817Abstract: A method includes polishing a semiconductor substrate of a first die to reveal first through-vias that extend into the semiconductor substrate, forming a dielectric layer on the semiconductor substrate, and forming a plurality of bond pads in the dielectric layer. The plurality of bond pads include active bond pads and dummy bond pads. The active bond pads are electrically coupled to the first through-vias. The first die is bonded to a second die, and both of the active bond pads and the dummy bond pads are bonded to corresponding bond pads in the second die.Type: GrantFiled: December 7, 2020Date of Patent: February 20, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTDInventors: Hsien-Wei Chen, Ming-Fa Chen, Chih-Chia Hu
-
Patent number: 11908605Abstract: Integrated magnetics techniques for incorporating inductor, coupled inductor, and/or transformer functions of power electronics and high frequency circuits onto small, integrated structures, while maintaining a high quality factor and a high inductance density. The integrated magnetics techniques include incorporating magnetic vias into the inductive elements to form closed magnetic loops for reducing the reluctance to magnetic flux, while increasing the inductance of the inductive elements.Type: GrantFiled: November 7, 2019Date of Patent: February 20, 2024Assignee: SG MICRO (SUZHOU) LIMITEDInventor: Jerry Zhijun Zhai
-
Patent number: 11910598Abstract: A microelectronic device comprises a stack structure comprising alternating conductive structures and insulative structures arranged in tiers, the tiers individually comprising one of the conductive structures and one of the insulative structures, first support pillar structures extending through the stack structure within a first region of the microelectronic device, the first support pillar structures electrically isolated from a source structure underlying the stack structure, second support pillar structures extending through the stack structure within a second region of the microelectronic device, the second support pillar structures comprising an electrically conductive material in electrical communication with the source structure, and bridge structures extending between at least some neighboring first support pillar structures of the first support pillar structures. Related memory devices, electronic systems, and methods are also described.Type: GrantFiled: July 29, 2022Date of Patent: February 20, 2024Inventors: Shuangqiang Luo, Indra V. Chary, Justin B. Dorhout
-
Patent number: 11894276Abstract: A method includes providing a structure having a first channel member and a second channel member over a substrate. The first channel member is located in a first region of the structure and the second channel member is located in a second region of the structure. The method also includes forming a first oxide layer over the first channel member and a second oxide layer over the second channel member, forming a first dielectric layer over the first oxide layer and a second dielectric layer over the second oxide layer, and forming a capping layer over the second dielectric layer but not over the first dielectric layer. The method further includes performing an annealing process to increase a thickness of the second oxide layer under the capping layer.Type: GrantFiled: August 30, 2021Date of Patent: February 6, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Wei Lee, Wen-Hung Huang, Kuo-Feng Yu, Jian-Hao Chen, Hsueh-Ju Chen, Zoe Chen
-
Patent number: 11895844Abstract: A semiconductor memory device according to an embodiment includes a substrate including block areas, members, conductive layers, and pillars. Each of the members is respectively disposed at a boundary portion between the block areas. At least one member of the members includes first portions and a second portion. The first portions are arranged in a first direction. The second portion is disposed between any two adjacent ones of the first portions. Either one of one of the first portions and the second portion of the member is referred to as a third portion. The other one of the one of the first portions and the second portion of the member is referred to as a fourth portion. The third portion has a width in a second direction greater than a width of the fourth portion in the second direction.Type: GrantFiled: March 12, 2021Date of Patent: February 6, 2024Assignee: Kioxia CorporationInventor: Genki Kawaguchi
-
Patent number: 11894247Abstract: The present disclosure provides a mothed of method of manufacturing a semiconductor device. The method includes steps of forming a dielectric layer on a substrate; etching the dielectric layer to create a plurality of openings in the dielectric layer; applying a sacrificial layer in at least one of the openings to cover at least a portion of the dielectric layer; forming at least one first conductive feature in the openings where the sacrificial layer is disposed and a plurality of bases in the openings where the sacrificial layer is not disposed; removing the sacrificial layer to form at least one air gap in the dielectric layer; and forming a plurality of protrusions on the bases.Type: GrantFiled: November 5, 2021Date of Patent: February 6, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Hsih-Yang Chiu
-
Patent number: 11894318Abstract: A device includes a redistribution structure, including conductive features; dielectric layers; and an internal support within a first dielectric layer of the dielectric layers, wherein the internal support is free of passive and active devices; a first interconnect structure attached to a first side of the redistribution structure; a second interconnect structure attached to the first side of the redistribution structure, wherein the second interconnect structure is laterally adjacent the first interconnect structure, wherein the internal support laterally overlaps both the first interconnect structure and the second interconnect structure.Type: GrantFiled: November 13, 2020Date of Patent: February 6, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jiun Yi Wu, Chen-Hua Yu
-
Patent number: 11887941Abstract: Provided is a semiconductor module, including: a semiconductor chip; a circuit board on which the semiconductor chip is mounted; a sealing resin including epoxy resin for sealing the semiconductor chip and the circuit board; and a reinforcing material, with a higher Young's modulus than the sealing resin, provided in close contact with the sealing resin above at least a part of the sealing resin. The semiconductor module includes a resin case for enclosing spaces for housing the semiconductor chip, wherein the sealing resin may be provided inside the resin case.Type: GrantFiled: August 24, 2021Date of Patent: January 30, 2024Assignee: FUJI ELECTRIC CO., LTD.Inventor: Tomohiro Nishimura
-
Patent number: 11889699Abstract: A semiconductor memory device including a substrate having a first region and a second region; a plurality of first transistors provided in the first region; a plurality of second transistors provided in the second region, the plurality of second transistors being electrically coupled to the plurality of first transistors, respectively, and a breakdown-voltage of the second transistor being lower than a breakdown-voltage of the first transistor. A plurality of joint metals are provided above the first region, the plurality of joint metals being electrically coupled to the plurality of first transistors, respectively. A plurality of bit lines are provided in an upper layer of the plurality of joint metals, the plurality of bit lines being coupled to the plurality of joint metals, respectively; and a plurality of memory cells are provided in an upper layer of the plurality of bit lines, the plurality of memory cells being coupled to the plurality of bit lines, respectively.Type: GrantFiled: January 24, 2023Date of Patent: January 30, 2024Assignee: Kioxia CorporationInventors: Naohito Morozumi, Hiroshi Maejima
-
Patent number: 11887978Abstract: Disclosed embodiments herein relate to an integrated circuit including power switches with active regions connected to form a contiguous region. In one aspect, the integrated circuit includes a first layer including a first metal rail extending in a first direction. In one aspect, the integrated circuit includes a second layer above the first layer along a second direction perpendicular to the first direction. The second layer may include active regions for power switches. In one aspect, the active regions of the power switches are connected to form a contiguous region extending in the first direction. The first metal rail may be electrically coupled to the active regions through via contacts. In one aspect, the integrated circuit includes a third layer above the second layer along the second direction. The third layer may include a second metal rail electrically coupled to some of the power switches through additional via contacts.Type: GrantFiled: July 22, 2022Date of Patent: January 30, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Jack Liu
-
Patent number: 11876080Abstract: A semiconductor memory device includes first and second memory chips, each including a region of a core circuit, a first area adjacent to a first side of the region in a first direction, a second area adjacent to a second side of the region in a second direction, a third area adjacent to the first area in the first direction and to the second area in the second direction, a first pad in the first area, a second pad in the second area, and third pad in the third area. In each memory chip, a first bonding wire connects the first and third pads. In addition, a second bonding wire connects the second pads of the first and second memory chips. The second memory chip is stacked on the first memory chip to expose the first, second, and third areas of the first memory chip in a third direction.Type: GrantFiled: July 8, 2022Date of Patent: January 16, 2024Assignee: Kioxia CorporationInventors: Masahiro Yoshihara, Toshikazu Watanabe, Nobuharu Miyata, Yasumitsu Nozawa, Tomohito Kawano, Sachie Fukuda, Akiyoshi Itou, Toshimitsu Iwasawa
-
Patent number: 11862729Abstract: Vertical thin film transistors (TFTs) including a gate electrode pillar clad with a gate dielectric. The gate dielectric is further clad with a semiconductor layer. Source or drain metallization is embedded in trenches formed in an isolation dielectric adjacent to separate regions of the semiconductor layer. During TFT operation, biasing of the gate electrode can induce one or more transistor channel within the semiconductor layer, electrically coupling together the source and drain metallization. A width of the channel may be proportional to a height of the gate electrode pillar clad by the semiconductor layer, while a length of the channel may be proportional to the spacing between contacts occupied by the semiconductor layer. In some embodiments, a memory device may include cells comprising a vertical thin film select transistor and a capacitor (1TFT-1C).Type: GrantFiled: January 25, 2022Date of Patent: January 2, 2024Assignee: Intel CorporationInventors: Yih Wang, Abhishek Sharma, Sean Ma, Van H. Le
-
Patent number: 11862585Abstract: A semiconductor package structure includes a first substrate, a second substrate, a pad layer and a conductive bonding layer. The first substrate has a first surface and a second surface opposite to the first surface. The second substrate has a first surface and a second surface opposite to the first surface. The second substrate is disposed side-by-side with the first substrate. The pad layer is disposed on the second surface of the first substrate and the second surface of the second substrate. The conductive bonding layer is disposed between the pad layer and the second surfaces of the first substrate and the second substrate.Type: GrantFiled: February 21, 2020Date of Patent: January 2, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Syu-Tang Liu, Huang-Hsien Chang, Shu-Han Yang
-
Patent number: 11862698Abstract: A semiconductor device of embodiments includes a first electrode, a second electrode, a first semiconductor region, a second semiconductor region, a third semiconductor region, a conductive portion, a first insulating portion, a gate electrode, a second insulating portion, and a third insulating portion. The first to third semiconductor regions are provided between the first electrode and the second electrode. The conductive portion includes a first conductive portion and a second conductive portion on the second electrode side and having a lower impurity concentration than the first conductive portion. The first insulating portion is provided between the first conductive portion and the first semiconductor region. The gate electrode is provided between the second semiconductor region and the second conductive portion. The second insulating portion is provided between the second conductive portion and the gate electrode.Type: GrantFiled: September 13, 2021Date of Patent: January 2, 2024Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Saya Shimomura, Hiroaki Katou, Toshifumi Nishiguchi