Abstract: A wafer-level packaged semiconductor device is described. In an implementation, the device includes one or more self-assembled resilient leads disposed on an integrated circuit chip. Each of the resilient leads are configured to move from a first position wherein the resilient lead is held adjacent to the chip and a second position wherein the resilient lead is extended away from the chip to interconnect the chip to a printed circuit board. A guard is provided to protect the resilient leads when the resilient leads are in the first position. One or more attachment bumps may also be furnished to facilitate attachment of the device to the printed circuit board.
Type:
Grant
Filed:
February 17, 2010
Date of Patent:
October 2, 2012
Assignee:
Maxim Integrated Products, Inc.
Inventors:
Chiung C. Lo, Arkadii V. Samoilov, Reynante Alvarado